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you for receiving me extremely well during my one year exchange program.
Thanks also to all my family for the encouragement and support. Marcela,
Luiz Fernando, Rafael (and Luiza, though she was not born at the time), Carolina,
Gustavo, uncle Rico, aunt Rita and mom, thank you for visiting me at Seville, I can
not begin to tell how grateful and happy I was for receiving you. Thanks to Priscila,
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O processamento no plano focal de imageadores permite que a imagem capturada
seja processada em paralelo por toda a matrix de pixels, caracteŕıstica que pode
aumentar a velocidade de sistemas de visão. Ao fabricar circuitos dentro da matrix
de pixels, o tamanho do pixel aumenta e a razão entre área fotossenśıvel e a área
total do pixel diminui, reduzindo a qualidade da imagem. Para utilizar as vantagens
do processamento no plano focal e minimizar a redução da qualidade da imagem, a
primeira parte da tese propõe a inclusão de dois transistores no pixel, o que permite
que o espaço de escalas da imagem capturada seja gerado. Nós então avaliamos
em quais condições o circuito proposto é vantajoso. Nós analisamos o tempo de
processamento e o consumo de energia dessa proposta em comparação com uma
solução digital. Utilizando um conversor de aproximações sucessivas com frequência
de 5.6 MHz, a análise proposta mostra que a abordagem no plano focal é 26 vezes
mais rápida que o circuito digital com 10 elementos de processamento, e consome
49 vezes menos energia. Outra maneira de utilizar processamento no plano focal
consiste em aplicá-lo para melhorar a qualidade da imagem, como na captura de
imagens em alta faixa dinâmica. Esta tese também apresenta o estudo e projeto
de um pixel que realiza a captura de imagens em alta faixa dinâmica através do
ajuste do tempo de integração de cada pixel utilizando a iluminação média e o
valor do próprio pixel. Esse pixel foi projetado considerando pequenas variações
estruturais, como diferentes tamanhos do fotodiodo que realiza a captura do valor
de iluminação médio. Simulações de esquemático e pós-layout foram realizadas com
o pixel projetado utilizando uma imagem com faixa dinâmica de 76 dB, apresentando
resultados com detalhes tanto na parte clara como na parte escura da imagem.
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Focal-plane processing allows for parallel processing throughout the entire pixel
matrix, which can help increasing the speed of vision systems. The fabrication of
circuits inside the pixel matrix increases the pixel pitch and reduces the fill fac-
tor, which leads to reduced image quality. To take advantage of the focal-plane
processing capabilities and minimize image quality reduction, we first consider the
inclusion of only two extra transistors in the pixel, allowing for scale space genera-
tion at the focal plane. We assess the conditions in which the proposed circuitry is
advantageous. We perform a time and energy analysis of this approach in compari-
son to a digital solution. Considering that a SAR ADC per column is used and the
clock frequency is equal to 5.6 MHz, the proposed analysis show that the focal-plane
approach is 26 times faster if the digital solution uses 10 processing elements, and
49 times more energy-efficient. Another way of taking advantage of the focal-plane
signal processing capability is by using focal-plane processing for increasing image
quality itself, such as in the case of high dynamic range imaging pixels. This work
also presents the design and study of a pixel that captures high dynamic range ima-
ges by sensing the matrix average luminance, and then adjusting the integration
time of each pixel according to the global average and to the local value of the pixel.
This pixel was implemented considering small structural variations, such as diffe-
rent photodiode sizes for global average luminance measurement. Schematic and
post-layout simulations were performed with the implemented pixel using an input
image of 76 dB, presenting results with details in both dark and bright image areas.
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In the last decades, the use of CMOS (complementary metal-oxide-semiconductor)
technology for image sensors has matured up to the point that it has overcome
the charge coupled device (CCD), which was the most common imaging technology
until the beginning of the twenty first century, for many applications [3]. The
necessary investment to improve the image quality of the CMOS image sensors
(CIS) came with the increase of the mobile devices industry market [3],[4]. The
introduction of the pinned photodiode was an important milestone for the CMOS
image sensors because it allowed for a significant increase in the signal-to-noise ratio
(SNR). Furthermore, backside illumination, which increases the quantum efficiency,
microlenses and color filters are possible features in most CIS technologies nowadays
[4].
An important difference between CMOS and CCD technologies is that the latter
allows for the design of processing circuits in the same chip of the pixel matrix, which
enables the creation of entire systems inside chips [5]. Moreover, CIS, or imagers,
are perfectly suitable in the context of smart camera design [6], where the output
of the chip, or camera system, is not necessarily the image, but the processed image
or even an action that has to be taken considering the information extracted from
the image.
The Internet of Things (IoT) is an example of field which could highly benefit
from CMOS imagers [7], [8]. Because of the amount of data that need to be stored,
transmitted, processed and exchanged, vision systems represent a big challenge in
the IoT paradigm [9]. By enabling processing inside the chip, CMOS image sensors
can reduce the amount of data that need to be transmitted, which consequently
enhances the throughput of the system.
For many applications, throughput enhancement and power consumption re-
duction are constant requirements [10]. Real-time applications, such as driver as-
sistance and surveillance, require immediate response. The acceleration of vision
algorithms in these cases is very important. The introduction of processing circuits
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inside the pixel, namely focal-plane processing, helps for increasing throughput and
energy efficiency of vision systems. Fabricating dedicated processing hardware in
the pixel matrix opens many possibilities because it allows for concurrent image cap-
ture and processing. Many publications have explored focal-plane image processing
advantages [11]-[19].
A drawback of this approach is image quality reduction, because of pixel pitch
increase and fill-factor (ratio between photodiode area and pixel area) reduction.
With the goal of taking the best of focal-plane processing but with the constraint
of minimally affecting the image quality, we propose a pixel with only two extra
transistors, thus requiring small area increase when compared to regular 4T pixel.
The proposed 6T pixel computes the captured image Gaussian pyramid at the focal
plane.
Gaussian filtering is a pre-processing technique used as first step for many image
processing algorithms. Furthermore, by repeating the Gaussian filtering operation
we can generate multi-scale representations of the image, such as the Gaussian
pyramid. A simple way of performing Gaussian filtering is explained in [20], where
neighboring pixels are connected into groups and charge redistribution operations
are used to perform averaging among pixels values. Filtering is performed for the
image with half the number of rows and half the number of columns of the original
pixel matrix. We propose the implementation of this approach with only two extra
transistors per pixel. These transistors act as switches and connect the nodes that
store pixel values. By performing the filtering operation several times, it is possible
to create a reliable scale space with the proposed hardware [21]. Details on how to
perform the Gaussian filtering and creating a Gaussian pyramid will be explained
in Chapter 2.
Main potential advantages of the 6T pixel proposed in Chapter 2 are conferred
by parallel processing. To guarantee the true advantages of focal-plane image pro-
cessing techniques, it is important to quantify the speed improvements yielded by
those techniques. Actual advantages of the focal-plane approach are not granted by
default. Exploring the conditions under which these advantages really occur, and
benchmarking them, is an important contribution of this thesis. In other words, we
perform comparative throughput and energy analyses of a non-conventional archi-
tecture based on a 6T pixel with a conventional hypothetical digital architecture,
in which no pre-processing at all is performed in the sensor. We consider different
kinds and numbers of analog-to-digital converters (ADCs) embedded in the sensor
readout channel, and different numbers of processors in the digital approach. With
these analyses we close the first part of the thesis by outlining the conditions in
which the proposed focal-plane processing is advantageous.
Besides pre-processing, transistors can also be designed at the focal plane for
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image quality improvement. The active pixel sensor (APS) source follower transis-
tor, for example, was introduced in the pixel to reduce readout noise [22]. When
compared to the passive pixel sensor, APS has improved image quality because of its
higher SNR [23]. Capturing images of high dynamic range (HDR) is another quality
improvement that can be achieved by introducing extra circuitry at the focal plane.
The second part of this thesis will present the study of a pixel for HDR capture with
autonomous control over the integration period.
The human eye is capable of instantaneously handling image signals with a dyn-
amic range of 5 orders of magnitude and over 8 orders of magnitude with adaptation
time. Conventional 8-bit linear sensors, on the other hand, capture only 3 orders of
magnitude [24], [25]. Consequently, when taking a picture, the user may notice that
details from the original scene were lost. Capturing the image and representing it
as faithfully as possible to the real scene improves user visual quality of experience
(QoE) [24]. Furthermore, applications in which there is no illumination control,
such as surveillance cameras, also require HDR capture. HDR imaging and tone
mapping have been largely addressed in recent years [3], [26]-[32].
Our focus will be on the implementation of a pixel matrix in which the integration
time of each pixel depends on the matrix mean illumination and on the pixels local
illumination [33]. This pixel will be studied and designed in a 180 nm CIS technology.
Pixel design structural modifications will be proposed and simulated.
1.1 Objectives
This thesis is divided into two parts: a pixel for focal-plane Gaussian pyramid
generation; and a HDR and tone-mapping pixel with control over the integration
period.
For the first part we will present a pixel with only two extra transistors that
allows for Gaussian filtering at the focal plane. By repeating the Gaussian filtering
operation, multi-scale representations of the image are generated. We demonstrate
how the proposed circuit can be used to generate a Gaussian pyramid. To vali-
date the proposed circuit, we generate scale-space data for several images, using a
system-level simulation of the same steps that generate the Gaussian pyramid in
hardware. We then use the scale-invariant feature transform (SIFT) algorithm [34]
to assess scale-space data quality. It is also important, though, to evaluate the ad-
vantages of performing such processing at the focal plane. Because of its high level
of parallelism it is expected that the focal-plane method, when compared to a con-
ventional digital approach, presents much higher values of throughput. We present
a method to perform the evaluation of the focal-plane approach considering speed
enhancement and energy savings. Using the proposed method, we show that these
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advantages are not granted by default and are only realized through proper archi-
tectural design. The methodology presented for the comparison between focal-plane
and digital approaches is a useful tool for imager design, allowing for the assessment
of focal-plane processing advantages. Although the analysis results showed the focal
plane advantage, it was expected that the focal plane approach would be even faster
than the results indicate. For this reason we decided not to fabricate the circuit for
Gaussian pyramid generation, which leads to the second part of the work.
The second part of the thesis focuses on HDR image capture and tone mapping.
The circuit used in this part of the work and the one used in the first part of the
work share the idea of connecting the floating diffusion nodes of neighboring pixels
and performing charge redistribution. In both cases, n-channel transistors are used
as switches to allow for the connection of the floating diffusion nodes. In the case of
the second part of the work, the goal is to measure the average matrix illuminance
and use this value to control the pixel integration time. The tone mapping response
curve is adjusted according to this average value. The pixel presented in [33] is
studied and designed in a 180 nm CIS technology. This pixel has two photodiodes,
one for capture and one for the control of its own integration period. Thirteen
64×64 test matrices, which include small structural differences from the pixel from
[33], were designed. Among these differences, pinned photodiodes are used with the
goal of improving the noise performance of the pixel. It is expected that the noise
will be improved based on pinned photodiode references [35]. To experimentally
evaluate the pinned photodiode advantage, matrices with the standard photodidode
were included in the chip layout. Future experimental tests will be performed to
compare the noise figure of the matrix with the pinned photodiode to a matrix
with the one of the standard photodiode. Different sizes of control photodiode were
considered as well as a shared photodiode. Color filters were included in two test
matrices. System-level simulations show the expected pixel response in each cases.
We have little information about the pixel response and characteristics, so this thesis
contemplates many possible scenarios for the pixel response. The results illustrate
the advantages of the studied HDR pixel.
1.2 Thesis Organization
The first part of this thesis is composed by Chapters 2 and 3. Chapter 2 presents the
6T pixel and explains it operation. The steps necessary for Gaussian pyramid gene-
ration and system-level simulation results are also presented at Chapter 2. Chapter
3 compares the proposed focal-plane approach with a hypothetical and equivalent
digital approach with the goal of assessing the focal plane advantages with respect
to signal processing speed and energy consumption.
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The second part of this thesis is composed by Chapters 4 and 5. The pixel
description, analysis and system-level simulations are in Chapter 4. The chip design,
organization and layout can also be found in this chapter. Chapter 5 shows schematic
and post-layout simulation results. Chapter 6 presents the conclusions of this thesis
and some topics for future research.
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Chapter 2
A 6T Pixel for Focal-Plane Scale
Space Generation and Gaussian
Pyramid Implementation
Object recognition is a problem constantly faced in computer vision systems [36].
Many applications require object detection and recognition, such as optical charac-
ter recognition, face detection and recognition, segmentation, location recognition,
image search and recovery, and intelligent photo editing [36]. A recurrent challenge
in the field of object recognition refers to scale invariance, which is the capacity of
identifying and describing objects across multiple scales. Object recognition across
different scales has been discussed in several references, starting with classic algo-
rithms such as the SIFT [34], for object detection, or the Viola-Jones [37], for face
detection, and going up to recent algorithms based on deep learning [38].
The problem arises because objects can be captured at different distances from
the image sensor and will thus be represented with different sizes in the image.
The concept of pyramid representation [39] thus arises as a multi-resolution scene
representation composed by a sequence of filtered and subsampled copies of the
input image. Each subsampled copy is a pyramid level. Formally, filtering followed








K(m,n) · fl−1(2 · i+m, 2 · j + n), (2.1)
where K is the filtering kernel, and fl−1 is an input image with size M×N [39].
The pyramid is formed by levels, starting with the original image as Level 0. To
generate pyramid Level 1, the original image is filtered with the kernel K, and the
resulting image is subsampled. The process is repeated until a pre-defined resolution
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is reached [40]. An example of pyramid is shown in Figure 2.1(a). The images are
depicted subsampling with no subsampling in Figure 2.1(b) for better visualization
of the applied filtering. The Gaussian pyramid [39], specifically, is formed by low-
pass representations of the image. The generation of the pyramid using Gaussian
filters is important because the Gaussian filters are linear, invariant to spatial shifts,
and because no extrema points are generated as we proceed from finer to coarser
scales, thus avoiding the creation of spurious key-points in the process [41], [42].
These characteristics of the Gaussian filter also make the Gaussian the only possible
kernel for the generation of the scale-space representation of the image [41], [42].
Figure 2.1: (a) example of pyramid representation, (b) pyramid in (a) with no
subsampling in order to highlight the effect of the applied filtering.
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For dedicated hardware approaches, the industrial standard OpenVX [43] defines
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This kernel is also used in the OpenCV and Matlab Gaussian pyramid implemen-
tations. After filtering, OpenVX provides two possibilities for image subsampling,
the half-scale pyramid, in which each image level has half the number of rows and
half the number of columns of the anterior image level, and the “ORB scaled image”
[43], in which each image level has 1/ 4
√
2 rows and 1/ 4
√
2 columns of the anterior
image level. We will consider only the half-scale image. To increase processing
speed, hardware-based Gaussian filtering implementations have been proposed in
many papers for at least two decades [44]-[46].
A resistive mesh that performs the convolution between the input image and a
variable width Gaussian filter inside the pixel matrix is presented in [44]. Conside-
ring neighboring pixels that are centered around a reference pixel, the voltage gains
(from the reference pixel to the local pixel) are designed to decay in a Gaussian-like
manner, which can be used for convolution. The convolution width depends on the
ratio between two resistors of the network, which can be adjusted. The filtering is
parallel. The disadvantage of this circuit is connection complexity. It impairs the
circuit total size, resulting in large pixel pitch.
The image sensor presented in [12] not only provides a way of computing Gaus-
sian filtering, but also a way for Gaussian pyramid generation. It is based on the fact
that the Gaussian filtering effect is obtained from the solution of the heat-diffusion
equation, which can be computed using resistive grids [11]. A switched-capacitor
network is used to implement the resistive grid. The equivalent pixel value after
an arbitrary number of clock cycles is proportional to the values of the neighbo-
ring pixels and to the node capacitance values. To change the pyramid level, the
capacitors that store the pixel values are merged, thus reducing the resolution. Alt-
hough the proposed circuit also requires significant pixel area, this architecture was
conceived with 3-D stacking integration technologies in mind.
Digital solutions are also very common in the literature [46]-[48]. In [46], for ex-
ample, an FPGA is used for Gaussian filtering implementation. That paper proposes
an efficient way of performing floating-point multiplications, focusing at increasing
speed while maintaining the precision.
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Focal-plane sensing-processing [11], [12], [44], [45] allows for parallel image pro-
cessing, as soon as capture ends, throughout the entire pixel matrix. Because of this
high parallelization level, it has great potential for enhancing processing speed. The
down side to this approach is that it typically suffers from large pixel pitch and low
fill-factor, characteristics that reduce the image quality because of their impact on
key parameters of image sensing like sensitivity, resolution and noise.
The proposed pixel, presented in Section 2.1, has the goal of performing proces-
sing while minimally affecting pixel pitch and fill factor. With the inclusion of only
two additional transistors per pixel, we are able to perform Gaussian filtering and,
by repeating the filtering operation, we are able to generate a Gaussian pyramid at
the focal plane.
2.1 Proposed 6T Pixel Implementation
Figure 2.2 shows the block diagram of a conventional approach to generate a Gaus-
sian pyramid compared to the block diagram of our proposed approach, using the
pixel shown in Figure 2.3. In the conventional approach, Figure 2.2(a), the image
sensed by an M×N pixel array is converted into digital and stored in memory. A
prescribed number of processing elements (PEs) then access memory in order to pro-
cess the image just captured and generate the corresponding pyramid. PEs operate
in parallel.
In the proposed circuit implementation, shown in Figure 2.3, two n-channel tran-
sistors are used as switches, thus resulting in a pixel with six transistors [21]. Pixel

















Figure 2.2: Two approaches for Gaussian pyramid hardware computation: (a) con-
ventional digital approach, where PE stands for processing element. PEs operate in














Figure 2.3: 2×2 section of a matrix with the proposed pixel for focal-plane Gaussian
filtering computation. Two transistors acting as switches (s1 and s2) are included
inside each pixel to connect the floating diffusion nodes of neighboring pixels.
figure) nodes. After the integration time, the charge accumulated at the photodi-
ode cathode is transferred (according to TX) to the floating diffusion node. When
the switches close, charge redistribution is performed among parasitic capacitors at
the corresponding floating diffusion nodes. The average voltage after charge redis-
tribution represents the mean luminance in the sub-matrix where the pixels were
connected. This operation is lossy. Once pixels are interconnected in a sub-matrix,
all parasitic capacitors end up holding the same voltage level.
To understand how filtering is performed with the proposed pixel, consider, as
an example, the 8×8 matrix in Figure 2.4(a), where the pixel values encode an
original image. The first step to generate the pyramid consists in connecting the
pixels into 2×2 blocks, to perform an average operation inside each block, as shown
in Figure 2.4(b). If we sample one pixel inside each block, the ones marked with
a rectangle (or circle), then the resulting image has half the number of rows and
half the number of columns of the original image. This is the image that will be
filtered and whose Gaussian pyramid will be generated. That is why the block
diagram of the proposed approach in Figure 2.2(b) starts with two times more rows
and columns than in the digital approach from Figure 2.2(a). This first charge
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Figure 2.4: Gaussian filtering example.
it reduces the resolution of the image. Consider the pixel marked with a circle
in Figure 2.4(a). After charge redistribution, this pixel value is the result of the
averaging operation pi,j =
40+20+16+100
4
= 44. Sub-sampled image pixel positions are
written in pi,j format in the middle of each block in Figure 2.4(b). All subsequent
steps perform Gaussian filtering on this sub-sampled matrix.
In the first subsequent step, we change the grid and, again, group the pixels into
2×2 blocks. This grid change and the result of the new charge redistribution step
are shown in Figure 2.4(c). After the charge redistribution we have that p′i−1,j−1 =
(pi−1,j−1 + pi−1,j + pi,j−1+ pi,j)/4, p
′
i−1,j = (pi−1,j + pi−1,j+1+ pi,j + pi,j+1)/4, p
′
i,j−1 =
(pi,j−1 + pi,j + pi+1,j−1 + pi+1,j)/4 and p
′
i,j = (pi,j + pi,j+1 + pi+1,j + pi+1,j+1)/4, where
p′ represents the pixel values after the second charge redistribution. The result










Depending on how the pixels at borders of the image are treated, filtering results
at image borders might be affected by zero-padding effects. For pixels that are
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not at the pixel array borders, the computation results correspond exactly to the
convolution with the previously mentioned binomial filter. The pixel marked with




If we change the grid again, back to the first grid, as shown in Figure 2.4(d),
we perform the same filtering for a second time. Changing the grid back to the
first one corresponds to filtering the sub-sampled image from Figure 2.4(c), which is
formed by the pixels marked with a rectangle (or circle), with the 2×2 binomial, or
equivalently, to filtering the sub-sampled image from Figure 2.4(b) twice with the




























(1pi−1,j−1 + 2pi−1,j + 1pi−1,j+1+
2pi,j−1 + 4pi,j + 2pi,j+1+
1pi+1,j−1 + 2pi+1,j + 1pi+1,j+1),
(2.5)
where p′′i,j is the pixel from position (i, j) after subsampling the image in Figure
2.4(d). Comparing the multiplying factors from Equation (2.5) with the kernel
shown in Equation (2.4), we see that the charge redistribution method is equivalent
to filtering the subsampled image from Figure 2.4(b) with the kernel from Equation
(2.5).
Using the same pixel position as before, the pixel within the red circle is com-
puted as p′′i,j =
16+20+24+24
4




(1 · 4 + 2 · 12 + 1 · 12+
2 · 4 + 4 · 44 + 2 · 12+
1 · 12 + 2 · 36 + 1 · 4) = 21,
(2.6)
if the pixels from Figure 2.4(b) are used.
According to the example in Figure 2.4 we conclude that, for every grid change,
the sub-sampled image is filtered with the 2×2 binomial kernel presented in Equation
(2.3). The size of the targeted kernel determines the number of times that the
12
grid must be shifted and charge redistribution enabled. The possible kernels that
can be implemented with the proposed hardware are 2×2 binomial kernel cascade
associations.
The OpenVX Gaussian pyramid kernel (Equation (2.2)) is implemented with
the proposed hardware by performing four charge redistribution operations after
the resolution change. Figure 2.5 presents the steps required for the generation of
a three-level pyramid considering the kernel from Equation (2.2). Step (2) from
Figure 2.5 is required for changing the image resolution. To generate Level 0, which
is the Gaussian pyramid starting level, we sample one pixel inside each 2×2 block
of the image generated after this charge redistribution. This image is then filtered
through steps (4) to (7), resulting in the image that is subsampled to generate Level
1. To compute Level 2, we connect the pixels into 4×4 blocks, with the same goal of
step (2), thus reducing the resolution. As in the calculation of Level 1, four charge
redistribution operations are performed to filter the image, which is done in steps
(10) to (13). By the end of these operations the result is subsampled, generating
Level 2. To create a pyramid with four levels, the pixels are connected into 8×8
pixel blocks. The maximum number of levels that can be generated by the proposed
hardware mainly depends on the leakage current of the fabrication technology and
on the floating diffusion node capacitance.
2.1.1 Schematic Simulations with the 6T Pixel
The proposed pixel operation relies on charge redistribution between parasitic capa-
citance to perform the filtering operation. When opening and closing the switches
to filter the captured image, charge injection and clock feedthrough can represent a
problem because it affects the final voltage result in the averaging operation. Sche-
matic simulations were performed using a 110 nm1 CIS technology to understand
how the average changes considering the circuit non-idealities.
The designed pixel has a photodiode of 3 µm × 3 µm and a total dimension of
6.28 µm × 6.28 µm, resulting in a fill-factor of 22.8%. Transistor M4 (the select
switch) and switches s1 and s2, both implemented with an n-channel transistor,
from Figure 2.3, have minimum size (according to the technology used, for 3.3 V
n-channel transistors): width equal to 180 nm and length equal to 340 nm. The
reset transistor, M2 from Figure 2.3, has 1 µm × 340 nm. To reduce the bottleneck
effect during the charge transfer, the transfer gate transistor, M1 from Figure 2.3,
also has 1 µm width. The transfer gate length is equal to 450 nm, which is the
minimum length defined by the technology for transfer gate transistors. The source
1The 6T pixel was designed and simulated using the 110 nm CIS technology, but for the HDR
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Figure 2.5: Example of Gaussian pyramid generation at the focal plane.
follower, M3 from Figure 2.3, has 4 µm width and 340 nm length, being thus the
largest transistor. These source follower dimensions have the goal of increasing the
floating diffusion capacitance in order to reduce the vulnerability to charge injection
and clock feedthrough effects. The layout can be seen in Figure 2.6.
Schematic and post-layout simulations were performed using a row of four pixels.
Charge is performed between the two neighboring pixels from the middle. The
pixels from the borders were added to guarantee that the floating diffusions had the
same number of transistors connected and, consequently, have the same equivalent
capacitance. These simulations were repeated for a column of four pixels.
For these simulations, the model presented in Figure 2.7 was used for the pin-
ned photodiode and transfer gate. Consequently, there is an ideal charge transfer
between the photodiode and the floating diffusion. Using this model, all the charge
stored in the capacitor is transferred to the floating diffusion when the transfer gate
switch is closed. A buffer is used to assure that the capacitor will have the same
voltage at both terminals when the switches close, and that all the generated current
will go to the floating diffusion.
Figures 2.8 and 2.9 show schematic and post-layout simulation results. In the














Figure 2.7: Pinned photodiode and transfer gate ideal model used for simulations.
same row. The dotted lines in these figures show the pixel control signals. The RST
is responsible for resetting the floating diffusion voltage and the TX transfers the
photodiode accumulated charge to the floating diffusion, thus reducing its voltage.
The next signal is the charge redistribution enable. In Figures 2.8 and 2.9 top, two
rows are connected together when ENR is activated. ENC connects two columns
together, which is shown in Figures 2.8 and 2.9 bottom. After the charge redistribu-
tion is performed, the floating diffusion voltage is sampled with the row select signal,
SEL. In the case of the pixels connected in the same column, two select signals are
necessary to read each floating diffusion. For the pixels connected in the same row,
only one select is necessary.
The floating diffusion voltages are represented with solid and dashed lines. There
is no voltage error when TX is turned on or off because an ideal switch was considered
for the transfer gate. When the EN signal is activated the floating diffusion voltages
15






















































RST TX ENR SEL1 SEL2
RST TX ENC SEL1
Figure 2.8: Schematic simulation results for two pixels from the same column (top)
and from the same row (bottom). The floating diffusion voltages, which represent
the pixel values, are shown in solid lines, for one pixel, and dashed lines, for the
second pixel. The control signals are shown in dotted lines: RST defines a initial
voltage for the floating diffusion nodes, TX transfers the photodiodes charges to the
floating diffusion nodes, ENR connects the pixels from the same column, performing
charge redistribution between these pixels, ENC connects the pixels from the same
row, performing charge redistribution between these pixels, SEL1 and SEL2 are the
row select signals for row different rows.
converge to the same value, ideally equal to 1.5 V. The maximum voltage error
when SEL is activated is of 2% in the schematic simulation and of 5% in the layout
simulation.
2.2 Case Study: SIFT
The proposed hardware can also be used to generate the scale space representation
of the image, which can be applied to the SIFT algorithm. In order to evaluate the
method implemented by hardware, we have generated the scale space of a dataset
of images and used it with the OpenCV [49] implementation of the SIFT.
To generate the multi-scale representation used in the SIFT, the image is first fil-
tered n times with Gaussian kernels of carefully chosen standard deviation, creating
the first octave. The image from the middle of the octave is then copied and subs-
ampled. The resulting image is filtered with the same kernels of the first octave, thus
generating the second octave. The procedure is repeated until the desired number
of octaves is created [34]. To increase the number of interest points the first octave
16






















































RST TX ENR SEL1 SEL2
RST TX ENC SEL1
Figure 2.9: Extracted layout simulation results for two pixels from the same column
(top) and from the same row (bottom). The floating diffusion voltages, which repre-
sent the pixel values, are shown in solid lines, for one pixel, and dashed lines, for the
second pixel. The control signals are shown in dotted lines: RST defines a initial
voltage for the floating diffusion nodes, TX transfers the photodiodes charges to the
floating diffusion nodes, ENR connects the pixels from the same column, performing
charge redistribution between these pixels, ENC connects the pixels from the same
row, performing charge redistribution between these pixels, SEL1 and SEL2 are the
row select signals for row different rows.
can be created with an expanded version of the original image [34]. A difference
of Gaussian (DoG) is performed afterwards in order to create a scale-normalized
Laplacian of Gaussian (σ2∇2G) representation of the image. The points of inte-
rest are then searched throughout the scales of the Laplacian scale-space pyramid
representation.
To show that the DoG can be used to generate the scale-normalized Laplacian
of Gaussian (LoG), we note that approximation of the LoG by the DoG is given by
σ∇2G = ∂G/∂σ ≈ [G (x, y, kσ)−G (x, y, σ)]/(kσ−σ), where σ is the Gaussian filter
standard deviation. The k constant is required for derivative approximation based
on the finite difference method applied to nearby scales at kσ and σ [34]. We can
see that G(x, y, kσ) − G(x, y, σ) ≈ (k − 1)σ2∇2G, which shows that the DoG is a
good approximation of the normalized Laplacian of Gaussian multiplied by a factor
(k − 1). Each kernel must have a standard deviation equal to kσ of the previous
kernel, where k is a constant.
With the proposed hardware it is possible to generate a scale space that can be
used by the SIFT without a significant performance drop [21]. First, we capture the
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image and group the pixels into 2×2 pixel blocks. After sampling and quantization,
the result is the first image from the first octave of the scale space. We then change
the grid, which is equivalent to filtering the image with the 2×2 binomial filter, and
obtain the second scale space image. This kernel is a good approximation of the
Gaussian kernel with standard deviation σfilter = σ1 = 0.5. By changing the grid
again, we perform a second filtering operation with the 2×2 binomial filter, which
results in the third image from the scale space. The resulting standard deviation is




filter = 0.707, which is the standard deviation of the filter
presented in Equation (2.4). These two filtering operations define the previously
mentioned k constant: k = σ2/σ1 =
√
2. Consequently, the next image must be the
result of filtering with a kernel with standard deviation equal to kσ2 = 1. This is






filter = 1, resulting in
the fourth image from the scale space. If we want a fifth image in this octave, we
must perform grid changes until the equivalent standard deviation is equal to
√
2
[21]. The next octave is computed after all the images from the previous octave are
generated, by grouping the pixels into 4×4 blocks and repeating the procedure.
The main differences between the proposed approach for generating the scale
space and the approach presented in [34] are the filters, the octave change (based
on the previous octave last image, instead of the middle one) and the fact that
the image is not previously expanded to generate the first octave. The kernel,
number of octaves and number of scales per octave also differ from the proposed ones.
Even with these differences, system-level simulations show that the results achieved
with the proposed hardware implementation are similar (in the sense of similar
repeatability with respect to the OpenCV SIFT implementation, where repeatability
is defined next) to those obtained with the original approach. These simulations were
run using the database from [50]2 and OpenCV SIFT libraries [51]. By computing
original image keypoints and comparing them with transformed image keypoints, we
evaluate whether the proposed keypoint method is robust to those transformations.
This evaluation measure is denoted as repeatability.
Table 2.1 shows the repeatability results for the original and the proposed met-
hod. The original method parameters are: three octaves, six scales per octave, 0.04
for contrast threshold, and 10 for edge threshold. The first threshold is used to
filter weak features, while the second one is used to filter edge-like features. For
2The image database contains eight different images, which have the names that appear in
Table 2.1. To generate distorted images (for the sake of diversity at the SIFT algorithm input),
five different changes are applied to the original images, blur, in images “ “Bikes” and “Trees”,
viewpoint, in “Graf” and “Wall”, zoom and rotation, in “Bark” and “Boat”, illumination, in
“Leuven”, and JPEG compression, in “UBC”. These changes were applied to the images in five
different transformations denoted as H1to2, H1to3, and so on, in Table 2.1. The key-points found
in an reference image I1 can be related to the key-points found in a transformed image I2 by the
homography matrix H1to2. All homography matrices are provided in the database website [50].
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the proposed method, we also have three octaves, but four (instead of six) scales,
0.05 for contrast threshold (more selective), and 10 for edge threshold. As it can
be seen in Table 2.1, the systems have similar results for most cases. Discrepancies
occur when zoom transformations are applied (images “Bark” and “Boat”), which
can be a consequence of the decrease in the number of scales per octave. The largest
discrepancies correspond to a limitation of the proposed method. Even though, the
average repeatability result indicates that the overall performance of the proposed
method is similar to the original method performance, which validates the imple-
mentation of the proposed hardware scale-space implementation for SIFT. Results
presented in [21] show that there is a small change in the repeatability results if
errors of the same magnitude as the ones found with the circuit level simulations
are included in the system-level simulations.
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Table 2.1: Repeatability using the original and the proposed scale space.
Image Bark Bikes Boat Graf
Transformation Original Proposed Original Proposed Original Proposed Original Proposed
H1to2 67.54% 65.77% 56.55% 76.57% 59.39% 69.11% 60.47% 55.76%
H1to3 62.76% 30.86% 57.06% 76.33% 60.06% 10.04% 48.15% 22.19%
H1to4 75.21% 23.70% 53.83% 73.40% 43.47% 36.59% 22.96% 8.37%
H1to5 73.09% 0.00% 55.29% 71.98% 41.26% 57.42% 0.00% 0.00%
H1to6 70.21% 9.82% 48.53% 67.78% 31.97% 5.87% 0.00% 0.00%
Image Leuven Trees UBC Wall
Transformation Original Proposed Original Proposed Original Proposed Original Proposed
H1to2 63.99% 74.13% 51.47% 65.46% 67.86% 83.26% 61.82% 67.77%
H1to3 60.86% 75.34% 51.51% 64.54% 63.84% 77.46% 57.12% 62.57%
H1to4 60.34% 73.38% 44.17% 62.08% 57.54% 72.37% 52.95% 47.56%
H1to5 57.85% 71.92% 42.07% 66.28% 42.46% 64.84% 41.35% 34.91%
H1to6 52.49% 73.75% 38.49% 68.72% 40.44% 59.21% 10.10% 15.53%
Average repeatability: Original = 50.16%; Proposed = 51.07%
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Chapter 3




This chapter presents a method for evaluating focal-plane image processing advan-
tages in terms of overall processing time and energy [52], which is one of the main
contributions of this work. This evaluation is done by comparing the desired focal-
plane approach with an equivalent hypothetical digital implementation. The digital
realization is idealized as simple as possible, which would allow for it to be imple-
mented (hypothetically) in the same chip of the pixel matrix. We will compare
the reference digital implementation, depicted in Figure 2.2(a), with the focal-plane
approach described in Section 2.1 and sketched in Figure 2.2(b).
Gaussian pyramid generation requires filtering the original image, by means of
convolution with a fixed kernel, and subsampling. In our case, the filter used is the
binomial kernel (Equation (2.3)). In the digital processor, the convolution is perfor-
med by sliding a binomial kernel across the image. The image pixels falling within
the kernel window are multiplied pixelwise by the kernel elements, and the multipli-
cation results are summed up. The hypothetical digital circuit that is considered for
comparison purposes has a processor with a multiply and accumulate (MAC) unit,
formed by one or more PE. The binomial kernel only requires addition and division
by four, so the MAC unit is realized by simple digital circuitry (logic adders and
shift registers) placed outside the pixel array. Filtering with a 2×2 kernel requires
four pixel values for each kernel window, but two of these values are kept from the
previous window operation, requiring only two memory-read accesses per window.
Likewise, one MAC operation per window can be spared if we consider a partial
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result from the previous window. After each window computation the memory is
accessed for writing the result.
Based on these steps and the above proposed digital circuit, the total processing
time and energy consumption were estimated. The next sections explain in details
how these estimations were computed.
3.1 Time Analysis Comparison
For a numerical comparison, the flows of both architectures are broken into tasks,
which are analyzed considering processing time and energy consumption. In the time
analysis, each task is related to a variable τ that represents the time to perform a
given task once. We then compute the number of times the task is executed. Overall
time is equal to τ multiplied by the number of executions of that task. Parallel signal
processing reduces overall processing time. In that case, we divide τ by the number
of processors. After finding the processing time expressions for both approaches
as functions of τ, each τ is associated with the clock period, τClk, which leads to
expressions with a single global variable. Capture and data output transmission are
steps required for both digital and focal-plane approaches, taking approximately the
same time in both cases. Image capture and transmission are thus not considered
in the time comparison.
3.1.1 Focal-Plane Approach Time Analysis
The focal-plane approach steps are inferred from Figures 2.2(a) and 2.5. The two
main steps are Gaussian pyramid generation and analog-to-digital conversion:
1. Gaussian pyramid generation: the time it takes to generate the Gaussian py-
ramid depends on the number of charge redistribution operations multiplied
by the time it takes for a single charge redistribution. This operation is per-
formed inside each pixel, in parallel across the entire matrix. Consequently,
image size does not affect the Gaussian pyramid generation time. Kernel size
determines the number of matrix charge redistributions per level. We need
nk − 1 charge redistribution operations to implement an nk × nk kernel. From
Figure 2.5 we see that this operation is repeated at every level, except the
last one. Finally, we sum the charge redistribution operations that take place
when the pyramid level changes. The overall number of charge redistribution
operations is NCR = (NLev − 1) · (nk − 1) + (NLev − 1) = nk (NLev − 1), where
NLev is the number of pyramid levels. Multiplying NCR by the time required
for performing one charge redistribution, τCR, we have the overall processing
time τFPProc = nk (NLev − 1) · τCR.
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2. Analog-to-digital conversion: after each pyramid level is computed at the focal
plane, pixel values are read out and sent to an analog-to-digital conversion
stage, which comprises one or more ADCs. The time required for one ADC to
perform one sample conversion is τADC . Overall data conversion time depends
on the number of ADCs, NADC , and on the number of data samples converted,
Nconv. To compute Nconv, we note that for every pyramid level the image size




















Overall focal-plane processing time is obtained by adding up τFPProc and
τADCTotal :









3.1.2 Digital Implementation Time Analysis
The digital approach requires more steps than the focal-plane approach, as it can
be seen in Figure 2.2:
1. Analog-to-digital conversion: the captured image is immediately converted
to digital. This is the only data conversion required by this approach. The
size of the converted data is equal to the pixel array size. Thus, τADCTotal =
M ·N · τADC/NADC .
2. Memory storage: the resulting M×N digital values are stored into an internal
memory. Time taken by this step is M · N · τMem, where τMem is the time
required for accessing a single memory position. To consider simultaneous
memory access, we introduce a new variable, NbusMem, that represents the
number of possible parallel accesses. The total time required by this step is
τmatrixMemWrite = M ·N · τMem/NbusMem.
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3. Gaussian pyramid generation: the digital processor accesses the memory to
read the input values for the current pyramid level, performs multiply and
accumulate operations and writes the result back into the memory. The num-
ber of times this operation is performed depends on image size and on the
number of times the image is filtered by the binomial kernel inside each level.
Image size changes at every level according to a series similar to the one given
by Equation (3.1). We do not perform convolutions at the highest level. The
number of operations is equal to:







As explained in the beginning of the chapter, at least two pixel values are
necessary in every computation of the 2×2 binomial kernel convolution, so we
define τmemRead = 2τMem. At least three multiply and accumulate operations
are used in the 2×2 kernel. The time required for one MAC unit to perform
these operations is τconvolutionWindow = 3τop, where τop is the time required by a
single MAC operation. The resulting value is written in the memory through
a single access, and so τmemWrite = τMem.
The time needed by a single PE to perform the convolution is obtained by mul-
tiplying the number of operations by the sum (τmemRead + τconvolutionWindow +
τmemWrite). Assuming that more than one PE is available, and that NbusMem
simultaneous memory accesses are allowed, parallel convolution operations are
carried out. The overall time required for performing the convolution operati-
ons is, then, τconvolution = Nop(2τMem/NbusMem+3τop/NPE+τMem/NbusMem). If
NPE > NbusMem, then memory access collisions occur. To simplify the analysis,
we ignore this issue by assuming that every PE may access the memory at any
moment, with no additional hardware complexity. This simplification benefits
the digital approach. Making advantageous assumptions for the digital appro-
ach leads to a conservative assessment of the focal-plane approach advantages
with respect to throughput and energy. In the τconvolution equation, NbusMem
is thus substituted by NPE: τconvolution = Nop(2τMem + 3τop + τMem)/NPE.
By adding τADCTotal , τMatrixMemWrite, and τconvolution, we have the digital appro-
ach overall time:
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τdigitalTotal = M ·N ·
τADC
NADC
+M ·N · τMem
NbusMem
+












3.1.3 ADC Architectures Comparison
Before using the above equations to compare focal-plane and digital approaches, it
is important to remember that it is common to work with the ADC at a clock period
different from the one used for the other parts of the circuit. In our case, we define
τClk as the period of the clock signal that controls the pixel array, memory, and
digital circuitry. The ADC clock period, on the other hand, is KADC · τClk, where
KADC depends on ADC type.
We consider five ADCs commonly used in CMOS image sensors: ramp (which
can be implemented in many ways, such as single slope -SS- or multi ramp multi
slope - MRMS), successive approximation register (SAR), sigma-delta (Σ∆), cyclic
and pipeline [53]. Because of circuit limitations, it is not fair to compare these
ADCs considering the same clock frequency. Thus to allow for the comparison
of digital and focal-plane approaches using different ADC types, we first compare
ADCs among themselves and find the appropriate clock period in each case. For
the ADC comparison we use reported imagers in which the performance figures of
the embedded ADCs are included [54]-[89]. Table 3.1 shows the conversion rate,
power consumption and number of bits for each converter used for the comparison.
Values from this table where extracted from the ADCs references [54]-[89]. For the
energy analysis, we are interested in the energy per conversion, which is found by
dividing the power consumption by the conversion rate. ADCs have already been
compared by different authors [53], [90]. The present comparison only considers
ADCs designed for image sensors, in the context of comparative time and energy
analysis, including recently published works with experimental results.
The ramp converter, which is a linear approximation converter with simple archi-
tecture requiring low area and low power consumption [91], is probably the most used
converter in image sensor applications [67]-[77]. It is suitable for working with high
clock frequencies. We thus use it as a reference for other converter types: the ramp
ADC clock period is set equal to the global clock, τClkRamp = KRamp · τClk = τClk,
so KRamp = 1. The data converters in the comparison were designed for different
resolutions. For a fair comparison, we normalize the conversion rates and energy
values for the same number of bits, which is set as Nbits = 8. The normalization
is described next. The conversion rates before normalization is presented in the
third column of Table 3.1. The energy before normalization is given by the fourth
column of Table 3.1, power consumption, divided by the third column, conversion
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Table 3.1: ADC properties that are used in performance comparisons based on time
and energy analyses.
Ref Architecture Conversion Rate (kS/s) Power (µW) Number of bits
[67] SS 81.54 1.36** 14
[68] SS 19.23 6 8
[69] SS 127* 99** 10
[70] SS 40 0.53** 8
[71] SS 18.87 77.5** 10
[72] SS 81.54 93.8** 10
[73] SS 135* 366.21** 12
[74] SS 290* 302.08** 10
[71] MRMS 78.13 95** 10
[71] MRMS 62.5 95** 10
[72] 2-step SS 250 112.4** 10
[75] 2-step SS 119.05* 90 12
[76] 2-step SS 27.78 128 12
[77] 2-step SS 312.5 68 14
[54] SAR 4000* 381 9
[55] SAR 2500 38 10
[56] SAR 16000* 330 8
[57] SAR 526.3 14.4 12
[58] SAR 830 209 8
[58] SAR 830 229 8
[59] SAR 588.2 41 14
[60] SAR 66.67 1.25 9
[61] SAR 561.8 41 10
[62] SAR 411 56 12
[78] Cyclic 500 120 12
[79] Cyclic 434.78 300 13
[80] Cyclic 344.8 149 12
[81] Cyclic 2000 90 10
[82] Cyclic 526.3 101 12
[83] Cyclic 2000 430* 12
[84] Cyclic 1000 118 12
[63] Σ∆ 200* 117** 12
[63] Σ∆ 400* 117** 12
[64] Σ∆ 100 200 13.5
[65] Σ∆ 434.78 55 12
[66] Σ∆ 69.2 376** 12
[85] Pipeline 50000 28000 12
[86] Pipeline 50000 192900 14
[86] Pipeline 70000 184900 10
[87] Pipeline 96000 70000 12
[88] Pipeline 50000 17500 10
[89] Pipeline 96000 400000 12
The references that appear more than once in the table indicate more than one ADC.
Acronyms: SS - single slope; MRMS - multi ramp multi slope; SAR - successive approximation register.
* Computed values based on information given in the paper.
** Power consumption per ADC computed using the given total power and divided by the number of ADCs.
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rate. Although imagers with higher number of bits are common (particularly for
HDR applications, mentioned in Chapters 4 and 5.1.1, in which 12-14 bits are neces-
sary to convert the entire range that the pixel is capable of capturing), eight bits per
pixel is more typical [92]. The conversion rate normalization depends on the num-
ber of clock cycles per bit each converter architecture requires. A single slope ramp
converter, for example, requires 2Nbits · τClkRamp (maximum) for a conversion. The
normalized conversion rate considering eight bits is f ′s = 2
Nbits · fs/28, where fs and
Nbits are the reported conversion rate and resolution, third and fith columns of Table
3.1. For the SAR and cyclic converters, the conversion time is Nbits · τClkSAR,Cyclic ,
so the normalization is f ′s = Nbits · fs/8. The Σ∆ conversion time depends on the
oversampling rate (OSR). For second-order incremental Σ∆ converters, the number
of bits is Nbits = log2 [OSR · (OSR + 1)]−1, where OSR is the reported oversampling
rate. Using this equation and considering that we defined the number of bits equal
to eight, we consider an oversampling rate equal to 25 because it yields a resolution
equal to 8.3 bits. The normalization is f ′s = OSR · fs/25. The pipeline converter
conversion time is one τClkPipeline, with some latency, which does not depend on the
number of bits, i.e. normalization is not required. Pipeline converters are not as
common in image sensors as the other converter types (simulation results have been
reported, as well as experimental results from ADC chips working together with
imaging chips), but they are included in the comparison because of their improved
speed.
To normalize energy figures, we assume that the power consumption doubles
for every bit added [90]: E = 28 · P/(f ′s · 2Nbits). Walden’s figure of merit for
ADCs [93] uses the effective number of bits (ENOB) instead of the resolution. The
normalized energy values in Figure 3.1 are based on the resolution because some
references do not report ENOB. Figure 3.1 shows the normalized energy versus nor-
malized conversion rate for the five ADC types considered. The median conversion
rate and energy (black markers in the figure) are chosen as representative values
for each converter type. The median values suggest that, for eight-bit resolution,
cyclic and SAR converters are approximately two times faster than ramp conver-
ters. The conversion times are related according to τADCRamp = 2 · τADCSAR,Cyclic
and τADCRamp = 2
8 · τClkRamp , τADCSAR,Cyclic = 8 · τClkSAR,Cyclic . So, the cyclic or SAR
converters run at a clock which is approximately 16 times slower than the ramp
converter clock. For the focal-plane and digital approaches comparison, we thus as-
sume KSAR,Cyclic = 16, where KSAR,Cyclic is the constant that multiplies the global
clock period τClk to yield τClkSAR,Cyclic . The Σ∆ conversion time is 1.3 times smaller
than the ramp ADC conversion time, so τClkΣ∆ = 2
8 ·τClkRamp/(1.3 ·25) ≈ 8τClkRamp .
The multiplying constant is KΣ∆ = 8. For the pipeline converter, τClkPipeline =
[28/(τADCRamp/τADCPipeline)]τClkRamp and τADCRamp/τADCPipeline ≈ 130, KPipeline = 2.
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Figure 3.1: Eight-bit normalized conversion rate versus energy per sample, for five
ADC types. The median values for each type of ADC are plotted using black unfilled
markers with the respective shape.
Summarizing, we defined Kramp = 1, since this converter is used as reference,
and, using reported figures, found KSAR,Cyclic = 16, KΣ∆ = 8 and KPipeline = 2.
These constants define the ratio between the ADC clock period and the clock period
τClk, used for the other stages of the circuit.
3.1.4 Time Comparison Results
We now establish some default values for the parameters in Equations (3.3) and
(3.5), and associate the overall times to a global clock period. As explained in
Section 3.1.3, τClk is the period of the clock signal that controls the pixel array,
memory, and digital circuitry and KADC · τClk is the ADC clock period.
Assuming that charge redistribution is practically instantaneous, it is clear from
Equation (3.3) that the bottleneck of the focal-plane approach is at the ADC, be-
cause of the amount of data to be converted. The digital approach bottleneck, on the
other hand, is either at the ADC or at the processing stage, which depends on ADC
type. For either approach, we explore different ADC types and NADC values. For
the digital approach, we explore several NPE values. We thus do not define default
values for τADC , NADC , and NPE. The maximum NADC value is set to the number
of columns at pyramid Level 0, since image sensors with one ADC per column are
commonly found [94]. Although stacking technologies allow for the integration of
one ADC per pixel [54], this is still an upcoming technology with high fabrication
costs.
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We use video graphics array (VGA, 640×480 pixels) standard for the pyramid
Level 0 image size. Consequently, the pixel array size in the focal-plane approach is
1280×960. The time analysis does not change significantly if the resolution increases,
but the bandwidth for the transmission of the generated data increases. Increasing
the resolution and using one ADC per column also increases power consumption.
The pyramid size can not be too large, because computation accuracy is limited
by leakage currents. The operations can be performed as long as the capacitance
voltages are not affected by these currents. Temperature variations have an influence
in leakage currents, but temperature effects are not considered in this work. We set
NLev = 4. Setting NbusMem = 4 yields a suitable balance between circuit complexity
and speed. Choosing NbusMem = 1 would impair digital circuit performance, but
increasing the number of simultaneous memory accesses increases digital circuit size
and complexity.
Charge redistribution, memory access and MAC operation times (τCR, τmem and
τop) are written as functions of the clock period τClk. Charge redistribution itself is
practically instantaneous, but the time required for driving the charge redistribution
switches is considered, so τCR = 1τClk. The time to access the memory, τmem, was
defined as 2τClk considering that one clock period is necessary to define the position
of the memory access and another to actually access that position. The time to
perform a MAC operation, τop, was also defined as 2τClk: division by four requires
two clock cycles (two shift operations), and summation is performed by combina-
torial logic, whose output does not depend on the clock. Table 3.2 summarizes the
established parameter values. Applying the parameter values in Equations (3.3) and
(3.5) yields:
Table 3.2: Time analysis equations parameters.
Parameter Value
Pyramid Level 0 size (M×N) 640×480
Maximum number of ADCs (NADCMax) 640
Equivalent kernel size (nk) 5
Number of bits (Nbits) 8
Number of levels (NLev) 4
Number of memory accesses (NbusMem) 4
Time to perform charge redistribution (τCR) 1τClk
Time to access the memory (τMem) 2τClk






τFP = 15τClk +
640 · 480 · 1.33τADC
NADCFP
, and (3.6)












Equations (3.6) and (3.7) allow different NADC values for focal-plane and digital
approaches. Charge redistribution time is not taken into account, because of its
negligible contribution to Equation (3.6). The ratio between the expressions in














Using the KADC constants defined in Section 3.1.3, we replace τADC in Equation
(3.8) by an appropriate function of τClk, which depends on the converter architec-
ture. For the ramp converter we have τADC = 2
8·KRamp·τClk = 256τClk. Considering
that both the focal-plane and digital approaches use the ramp converter, the max-
imum advantage that the focal-plane approach achieves occurs when NADCDig = 1,
NPE = 1 and NADCFP = NADCMax = 640. The focal-plane approach is then 600
times faster than the digital approach. If NADCDig = NADCFP = NADCMax = 640,
the focal-plane approach is 120 times faster. For ramp converters, the effect of in-
creasing the number of PEs is shown in Figure 3.2, in dash-dotted line, where the
ratio between digital and focal-plane total operation times is plotted. With only
four PEs, the focal-plane approach is 31 times faster, so for ramp ADCs the focal
plane advantage is modest.
For the SAR or cyclic converters, we have τADC = Nbits ·KSAR,Cylic · τClk = 128 ·
τClk. These converters require fewer clock cycles to perform one conversion, but their
operation frequency is limited, hence resulting in performance comparable to that
of the ramp ADC. The maximum advantage the focal plane achieved with SAR or
cyclic converters corresponds to 700 times faster. The dashed line in Figure 3.2 shows
the evaluation of Equation (3.8) for the SAR converter when NADCDig = NADCFP =
NADCMax = 640. To reduce the advantage of the focal plane to less than two orders
of magnitude, three PEs are necessary. With ten PEs, the focal-plane approach is 28
times faster. The Σ∆ conversion time depends on the OSR, which is equal to 25, as
explained in Section 3.1.3: τADC = OSR ·KΣ∆ · τClk = 200 · τClk. The dotted line in
Figure 3.2 shows the comparison between focal-plane and digital approaches when
the Σ∆ converter is used. The result lies in between the ramp converter and SAR
converter results: only two PEs are necessary to reduce the advantage of the focal
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Figure 3.2: Ratio between digital and focal-plane processing times as a function of
the number of PEs. Ramp, SAR, Σ∆, and pipeline ADCs are shown, respectively,
in dash-dotted, dashed, dotted, and solid lines. For better visualization, a zoom of
the curves is presented at the top right part of the figure.
plane to less than two orders of magnitude. For the pipeline converter analysis, we
assume that it is not possible to integrate 640 converters inside the chip, because an
imager with one pipeline converter per column has not been reported, to the best
of our knowledge. For this converter, τADC = KPipeline · τClk = 2 · τClk. The solid
lines in Figure 3.2 correspond to results considering different numbers of pipeline
ADCs. The focal-plane approach is highly advantageous when the number of ADCs
is higher than 64. In this case, 18 PEs are necessary to reduce the focal plane
advantage to less than two orders of magnitude.
The speed of the digital processor may be increased by using double data rate
(DDR), which allows for memory access and shift operation (division by four) to
be carried out in a single clock period. In order to perform timing comparisons
between the focal-plane approach and generic digital circuits not having additional
power or area requirements, we do not take the DDR into account in the analysis.
Nevertheless, if τmem = τop = τClk, the processing time ratios presented in Figure
3.2 halve.
While focal-plane processing is being performed it is not possible to capture a
new frame, which limits the frame rate. Still, the frame rate is much larger than
30 fps for VGA resolution: if we consider a 100 MHz global clock, and one ramp
converter per column, then approximately 1600 µs are necessary for generating the
Gaussian pyramid. Assuming that the image capture requires an additional 400 µs,
then 2000 µs are necessary for image capture and Gaussian pyramid generation,
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which yields a frame rate around 500 fps. If the image resolution is increased to
6400×4800 (a factor of 100), it is still possible to achieve 60 fps by keeping the same
conditions, which are namely one ramp converter per column and a global clock
frequency of 100 MHz.
The energy analysis is more complicated because it is highly dependent on the
architecture, the technology parameters are also of major importance and there is no
global parameter (as the clock period was global in the time analysis). Also, aside
from the stages necessary for the Gaussian pyramid generation in each approach,
both architectures must comprise the controlling circuits outside the pixel matrix,
which are responsible for the interface between each stage shown in Figure 2.2.
Although these circuits play an important part on the energy consumption, a proper
energy analysis of the controlling circuitry requires a careful design of this stage,
which is not under the scope of this work, so these circuits are not considered.
3.2 Energy Analysis Comparison
For the ADC stage, the energy consumption depends on the type of converter and
architecture. A general empirical analysis on the energy efficiency of ADC archi-
tectures based on reported values from 1400 papers can be found in [95]. In that
reference, the author plots the reported energy per sample versus the ENOB (where
ENOB is the data converter effective number of bits) for different ADC types. Based
on this plot, the author sets 22(ENOB−9) pJ/Sa as a lower bound for energy consump-
tion per sample, and claims that setting the resolution to less than nine bits results
in minor advantages regarding energy savings. The minimum energy per sample in
our case, considering eight bits, would be thus equal to 1 pJ/Sa, which is given when
ENOB = 9. Although it is important to have this lower bound limit, which was
found by analyzing several reported measured data for different ADC architectures,
it is also interesting to consider converters that have been designed specifically for
image sensors. As mentioned in Section 3.1.3, several references were used for fin-
ding representative conversion rate and energy consumption values for each ADC
architecture. The median energy consumption per sample for each type of ADC,
which can be seen in Figure 3.1, is used in this section.
Aside from the ADC, the other sources of energy consumption can be divi-
ded in: DC consumption, EDC , when there is a constant current flowing, usu-
ally for biasing circuits; dynamic consumption, EDynamic, as a result of the cir-
cuit activity, which requires charging and discharging capacitive nodes of the ci-
rcuit; static consumption, EStatic, which is the energy that the transistor consu-
mes even when it is off, depending on the leakage current Ileak; and short-circuit
consumption, EShortcircuit, which is another sink of dynamic energy. The short ci-
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rcuit happens when logic gate inputs are switched, at the moment when both n-
channel and p-channel transistors are on, thus allowing for a short-circuit current
to flow. The short-circuit current can be minimized by matching the rise/fall times
of the input and output signals, reaching a maximum of 15% of the total dyna-
mic consumption [96]. EShortcircuit is computed as a portion of the dynamic energy:
EShortcircuit = 15(EDynamic + EShortcircuit)/100 → EShortcircuit = 15EDynamic/85. In
the following equations, Cn is the node capacitance, Vdd,Matrix is the pixel matrix
voltage supply and Vdd is the voltage supply outside the pixel matrix.
The dynamic power consumed by a digital circuit can be estimated by PDynamic =
Nd · Cn · V 2dd · f0→1, where Nd is the number of nodes and f0→1 is the frequency at
which the nodes switch from 0 to 1 [96]. This equation assumes that every node in
the digital circuit is capacitive and that the energy necessary to charge a capacitive
node is equal to Cn · V 2dd [91]. The switching frequency can be written as a function
of the clock frequency: f0→1 = αfclk = α/τClk, where α is called switching activity
factor and represents the probability of a node switching from 0 to 1, resulting in
PDynamic = α ·Nd ·Cn · V 2dd/τClk. The energy is given by PDynamic multiplied by the
time during which the circuit operates: EDynamic = α ·Nd · Cn · V 2ddτTotal/τClk. For
the circuits presented in this work, τTotal can be computed according to the time
analysis presented in Section 3.1.
The SRAM memory is considered for the energy analysis of the digital circuit.
The schematic diagram of a one-bit cell of this memory is shown in Figure 3.3.
The memory has the same size of the Level 0 image in the pyramid, M×N, and
each pixel is represented with Nbits. In order to read a value from the memory, we
need to select the memory row using the switch WL and read the result in the BL
bus. Writing requires selecting a memory cell through the WL switches and setting
Write to zero, which turns on transistor M1 or M2, depending on the bit that is
being written, Wbit. If Wbit is logical zero, transistor M2 is turned on and the bias
current generated by Vbias discharges the bitline BL. If Wbit is logical one, transistor
M1 is turned on and the bias current discharges the bitline BL and thus charges BL.
3.2.1 Focal plane
In addition to the A/D conversion stage energy analysis, which was described in
Section 3.1.3, the steps that were considered for the energy consumption estimation
are described next. As opposed to the time analysis computation, here we have to
consider the image capture and readout steps because the pixel matrix size has an
influence in the consumption.
1. Image capture: this operation involves, for each pixel, charging the floating
diffusion node and operating the Reset and TX switches, shown in Figure 2.3.
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Dynamic: the energy for capturing a single pixel can be estimated as the one
necessary for charging three capacitances, EpixCapture = (CFD · V 2dd,Matrix) +
(CRst · V 2dd,Matrix) + (CTX · V 2dd,Matrix). Since this operation happens for every
pixel of the matrix, Ecapture = 2M · 2N · EpixCapture. The capacitances CFD,
CRst and CTX can be replaced by the node capacitance Cn, thus Ecapture =
2M ·2N · (3 ·Cn ·V 2dd,Matrix). Static: transistors M1 and M2 from Figure 2.3 are
off for most of the operation and contribute with static energy consumption,
EmatrixStatic = 2(2M · 2N · Vdd,Matrix · Ileak · τFPTotal), where τFPTotal is given by
Equation (3.3).
2. Charge redistribution: this operation is passive, but energy is necessary to
close the switches that connect the floating diffusion nodes. Dynamic: the
energy that is needed to turn on (or to turn off) switches per pixel, 2Cn ·
V 2dd,Matrix, must be multiplied by the number of times the charge redistribution
is performed (from Section 3.1.1) and by the size of the pixel matrix, since the
operation is performed throughout the entire matrix, ECR = (NLev − 1)nk ·
2M · 2N · (2Cn · V 2dd,Matrix), where nk is the size of the filter.
3. Image readout: reading a pixel requires turning the row select switch on and
enabling the current source that biases the source follower. This current flows
for the time necessary to charge the pixel matrix column capacitance. Dyn-
amic: the gate of transistor M4, from Figure 2.3, is connected to a bus with
every other select transistor of the same row of the matrix. The equivalent
capacitance is estimated as 2M ·Cn. The pixel matrix column capacitance, on
the other hand, depends on the number of rows and is estimated as 2N · Cn.
The dynamic energy is thus EpixelReadDynamic = (2M + 2N) · Cn · V 2dd,Matrix.
The pixel matrix columns capacitances are charged whenever a pixel is
read. The number of times a pixel is read is equal to Nconv, as defined








Figure 3.3: One-bit SRAM memory cell, inside the dashed box, and memory write
control circuit.
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is being read, once for each row, thus Nconv/M times. The total energy is
EreadTotal = [(Nconv/M) · 2M +Nconv · 2N ] · Cn · V 2dd,Matrix.
3.2.2 Digital
For the digital approach, we have the following steps:
1. Image capture: following the same analysis as in the focal-plane case, but
changing the image size, yields Ecapture = M · N · (3 · Cn · V 2dd,Matrix) and
EmatrixStatic = 2(M ·N · Vdd,Matrix · Ileak · τDigital).
2. Image readout: also very similar to the focal plane, but for a different bus
capacitance and for a single image readout, EreadTotal = (N ·M +M ·N ·N) ·
Cn · V 2dd,Matrix.
3. MAC operation: the digital processor that is considered is a MAC unit com-
posed by a logic adder and a shift register. Dynamic: the energy consumption
of a digital circuit was explained in the beginning of Section 3.2. In the case
of the MAC operation, the time during which the circuit operates is Nop · 3τop
(according to Section 3.1.2), so EMACdynamic = α ·Nd ·Cn ·V 2dd(Nop ·3τop)/τClk.
Static: static energy consumption depends on the overall number of transis-
tors inside the digital ports. Half of the transistors inside a common logic gate
are off, so EMACstatic = NOff · Vdd · Ileak · τDigital. Short-circuit : as explained
in the beginning of the section, EMACshortcircuit = 15EMACdynamic/85.
4. Memory read: reading requires charging the WL bus capacitance CWL, two
switches per bit, and the BL or BL bus capacitance, represented by CBL.
Dynamic: EreadDyn = (α ·CBL +CWL) · V 2dd ·Nop · 2τmem/τClk, where Nop · 2 is
the number of times the memory is accessed for reading, according to Section
3.1.2. The activity factor α is only necessary for the BL bus and represents the
cases where the bus voltage does not change when closing WL. The WL switch
remains closed while the reading is performed and opens right after, so there is
no activity factor in this case. Static: from Figure 3.3, inside a one-bit memory
cell, each inverter has one n-channel transistor and one p-channel transistor.
Regardless of the state of the memory there is one p-channel transistor off and
one n-channel transistor off. Besides, the WL switches can be formed by one
n-channel transistor each, which are off most of the time. Thus, EreadStatic =
4 · Vdd · Ileak · τDigital. Short-circuit : EreadShortcircuit = 15(EreadDyn)/85.
5. Memory write: writing a single value in the memory requires more energy than
reading a single position of the memory because the bias current is activated,
and the writing controlling circuits are used. Dynamic: EwriteDyn = (α ·CBL+
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CWL +α ·CWbit +CWrite +Cn) · V 2dd ·NMemWrite · τmem/τClk, where CWbit is the
capacitance of the inputWbit of the controlling circuit, CWrite is the capacitance
of the node Write and Cn is the gate capacitance of either M1 or M2, which
are complementary nodes, so only one capacitance is considered. The number
of times the memory is accessed for writing is NMemWrite = M · N + Nop,
from Section 3.1.2. Static: memory write static energy consumption is due to
the write control circuit alone. The cell circuit contribution to static energy
consumption was provided in item (4). Transistors M1 and M2 are on only
when a bit is written, so we assume that they contribute with static energy
consumption during the entire operation. These transistors are necessary for
every column of the memory matrix, so the contribution of these transistors
to the static energy consumption is multiplied by Nbits · M . Furthermore,
inside the NOR gates there are always two transistors off. We can consider
that this circuit is repeated for each bit and for, at least, each NbusMem, thus
resulting in EwriteStatic = (M ·2 ·Cn+NbusMem ·4 ·Cn) ·Nbits ·Vdd · Ileak ·τDigital.
Short-circuit : EwriteShortcircuit = 15(EwriteDyn)/85. DC : the bias current, that
is activated whenever we need to swap a bit in the desired writing position,
flows only for the time necessary to discharge the bus capacitance: EMemDC =
α · NmemWrite · Vdd · IbiasMem · τClk/10, where τClk is divided by ten to model
capacitance discharge time. Capacitance discharge time is significantly shorter
than the clock period. The activity factor is necessary to represent the cases
where the cell bit that is being written does not change.
3.2.3 Energy Comparison Results
To compare focal-plane and digital approaches, we use the values shown in Table
3.3. Node capacitance, voltage supply, leakage and memory bias current were es-
tablished by means of simulations with a 110 nm CMOS technology. To simplify
the analysis, Ileak was estimated for a minimum size n-channel transistor and used
for both n-channel and p-channel transistors. The clock frequency determines static
energy consumption: 100 MHz is arbitrarily chosen, considering the clock frequency
reported in some papers [69], [74]. The activity factor is 0 < α ≤ 1 [96]. Two values,
0.2 and 0.8, were chosen for α to give an idea of how the energy changes according to
it. An activity factor closer to one benefits the focal-plane approach. Data converter
energy values are the median energy consumption values from Figure 3.1.
Aside from the values defined in the table, it is also necessary to estimate the
number of nodes of the MAC unit circuit. An example of a two-bit adder with carry
and an eight-bit shift register is shown in Figure 3.4. From the figures, we deduce
that an Nbits adder requires at least 4 + 7(Nbits − 1) nodes, and the shift register
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Table 3.3: Energy analysis equations parameters.
Parameter Value
Node capacitance (Cn) 4 fF
Matrix voltage supply (Vdd,Matrix) 3.3 V
Voltage supply outside the matrix (Vdd) 1.5 V
Leakage current (Ileak) 2.6 pA
Memory IbiasMem 50 µA
Clock frequency 100 MHz
Activity factor (α) 0.2; 0.8
Ramp ADC energy 43 pJ/sample
Σ∆ ADC energy 12 pJ/sample
SAR ADC energy 11 pJ/sample
Cyclic ADC energy 9 pJ/sample
Pipeline ADC energy 74 pJ/sample
with Nbits bits requires at least Nbits nodes. Thus, a single PE of our MAC unit can
be implemented with (8 · Nbits − 3) nodes. The flip-flop from Figure 3.4 actually
requires more nodes, but we are assuming Nbits nodes as an optimistic estimation,
which benefits the digital approach.
Determining the memory node capacitances is also necessary for the comparison.
The capacitance of the node Write, CWrite, is equal to 2Cn, since Write is connected
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Figure 3.4: Circuits considered for the MAC energy estimation: (a) NBits adder and
(b) shift register.
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a column bus, CWbit = N ·Cn. The bitline capacitance also depends on the number
of rows, CBL = N · Cn. The wordline capacitance depends on the number of the
memory matrix columns: 2 ·Nbits ·M · Cn.
Considering the values from Table 3.3, α = 0.2 and 640 converters for both
focal-plane and digital approaches, the former requires 33 times less energy than
does the latter approach when the ramp converter is being used. For the SAR,
cyclic and Σ∆ converters, the focal plane is around 52 times more energy-efficient.
For the pipeline converter, the focal-plane approach is 24 times more energy-efficient.
Making α = 0.8, there is a modest increase in the advantage of the focal plane: it is
34, 54 and 25 times more energy efficient for the ramp, SAR (also cyclic and Σ∆)
and pipeline, respectively.
It is interesting to see the effect of the capacitance increase on the result. Since
most of the nodes considered for the analysis are connected to metal input or output
lines (namely the matrix reset control signal nodes, transfer gate nodes, row select
nodes, output voltage node, memory bit-line and word-line capacitances, ) the metal
parasitic effects would probably result in capacitances higher than the ones consi-
dered. Figure 3.5 shows how the ratio between digital energy consumption (Edigital)
and focal-plane energy consumption (EFP ) varies as the Cn of the nodes connected
to metal lines increases. The activity factor used in this plot is 0.2.
Let us consider, for example, that we use the ADC presented in [61]. This is
a column parallel SAR ADC that, normalized to eight bits, consumes 14.6 pJ per
sample, with an ADC clock frequency of τClkSAR = 5.6 MHz. Under these conditions,
the focal-plane approach takes 911 µs to generate the Gaussian pyramid. If we use
10 PEs in the digital approach, then the focal plane is 26 times faster. The energy
consumed with the focal-plane approach is around to 23 µJ, or, equivalently, 49
times more energy-efficient than the digital approach.
Capacitance (fF)























Figure 3.5: Node capacitance effect on energy consumption.
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Chapter 4
A Pixel for Asynchronous HDR
Acquisition through Adaptive
Tone Mapping
In an image sensor, the dynamic range is defined by the ratio between the maximum
and minimum luminance that the imager can sense. Due to the photoelectric effect,
the incident light is converted to a photocurrent inside the photodiode. Since the








where imin is the minimum current perceived, which will be determined by the
image sensor noise, and imax is the maximum current that the imager is capable
of reading before saturation. The dynamic range of conventional CCD and CMOS
cameras is around 65 to 75 dB [97]. The human eye, on the other hand, can reach
reach up to 160 dB with long time adaptation [25], but, in the presence of bright
light, the details in shadows are not well perceived [26]. A scene that includes sun
light and shadowed areas can reach 170 dB of dynamic range [25]. When taking a
picture of such scenes it is desirable that the captured image has details from both
the brightest and the darkest areas so that the representation of the scene is as
faithful to the real scene as possible. With an image that looks as close as possible
the real scene, the viewers quality of experience (as defined in [24]) is improved.
HDR imagers play an important role in applications such as vehicle safety, driver
assistance, surveillance, field monitoring, or in any other application in which light
conditions are not controlled. Real-time adjustment to the dynamic range of the
scene is also necessary in some cases. Driver assistance, for instance, requires dealing
with abrupt light changes: for example, when a vehicle enters a tunnel, when a
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vehicle faces the headlights of oncoming vehicles, or when the vehicle faces road
sign reflection lights [26]. Furthermore, many applications require more than the
range visible to the eye, such as satellite and medical imaging, industrial welding or
physically-based rendering [25], [98].
The bit depth and tone mapping concepts are related to the dynamic range
concept. If the dynamic range of the image sensor is increased, the number of bits
should also be increased so that the entire range can be digitally represented. A
faithful representation of an HDR scene requires more than the usual eight bits
depth. Professional cameras have the option of storing the raw data captured by
the sensor with around 12 or 14 bits per pixel. When compared to an eight-bit
representation of the same scene, the raw image has more details, being more faithful
to the original scene. There are two problems with the use of 12 bits: the need for
more storage space and, most important for our case, its incompatibility with most
of the displays that are currently available. Tone mapping is necessary when we
want to transform a twelve-bit image into an eight-bit image either for display or
for storage. Simply clamping the exceeding bits results in significant image quality
reduction (detail loss). A tone-mapping operator reduces the dynamic range while
preserving scene characteristics and its most important visual details [98]. The most
important details are defined as those to which the human visual system pays more
attention depending on local contrast properties.
Figure 4.1(a) shows an example of a clamped eight-bit image which originally had
14 bits. It is not possible to see the original, 14-bit, image without an HDR display.
In an eight-bit display, the original image is presented as in Figure 4.1(a). Figure
4.1(b) shows the same image tone mapped with a logarithmic function followed by
a normalization. As it can be seen, Figure 4.1(a) is very dark, and it has undergone
a large loss of details. Figure 4.1(b), on the other hand, has a better subjective
quality and is capable of representing more details than the clamped image. There
is also loss in the tone mapped image, but it is not as evident to the naked eye as in
the clamped image. Two other examples of tone-mapping operators are presented in
Figure 4.1. The tone-mapping operator in Figure 4.1(c) was introduced in [1]. This
tone-mapping operator is based on a simplified computational model of the human
visual system photoreceptors which considers the adjustment of the photoreceptor
to the illumination. The tone-mapping function is I/[I+σ(Ia)], where I is the pixel
value and σ(Ia) is a function that represents the photoreceptor long-term adaptation
state, which depends on the adaptation level, Ia [1], computed using the pixel value
and the matrix average pixel value. The last image, Figure 4.1(d), is the result of
a system-level simulation of the tone-mapping function that the implemented pixel
can generate. The pixel operation and the method used for system-level simulation




Figure 4.1: Example of an HDR image after (a) setting to zero the bits that are less
significant than the eighth bit, (b) using a log tone-mapping curve, normalizing and
clamping, (c) using the tone-mapping operator presented in [1], and (d) using the
tone-mapping curve of the designed circuit.
depends on the pixel value and on the matrix average pixel value.
The use of a tone-mapping curve before converting an HDR signal to digital
is also very beneficial [99]. Tone-mapping methods emphasize important segments
(regions) of the image signal before the analog-to-digital conversion. Tone-mapping
methods thus allow for the use of eight bits with less detail loss, which contributes
to reduced bandwidth and storage requirements.
Tone-mapping operators may be classified as global or local. Global operators
have mapping functions, with parameters that depend on image characteristics,
which are applied to all pixels in the image. Local operators, on the other hand, de-
pend on pixel neighborhood. Tone-mapping operator choice is typically application-
dependent [25].
A common technique for capturing HDR is the use of multiple exposures. Shorter
exposure times will benefit brighter areas, allowing for the capture of details in
regions were pixels easily saturate. Longer exposure times, on the other hand,
allow for the capture of details from darker areas, where pixels need more time to
integrate. The images are then combined to generate a final image with extended
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dynamic range. If the sensor response is linear and there is no movement in the
scenes between the captures, generating the resulting HDR image can be as simple
as normalizing each pixel value with its corresponding integration time, excluding
the pixels under and over exposed, and computing the average image [98]. Most of
the times, though, it is necessary to derive the camera response function to linearize
the data before the normalization, treat ghost effects, which appear when the subject
being captured moves, and align the images from different exposures, if the camera
itself moves. After these corrections, tone mapping may also be necessary before
displaying.
Although the multiple exposure approach results in good HDR image quality, the
computational effort and necessary storage space may impose significant limitations.
Besides, this approach is unsuitable for real-time applications due to the necessary
time for the different captures and the necessary processing time. Extending the
capture dynamic range directly inside the image sensor can be a way to overcome
these drawbacks. This topic has been largely explored in the latest years. Operating
the pixel in logarithmic mode, for example, is a simple technique that requires small
pixel area and leads to 160 dB dynamic range [28]. Figure 4.2 shows the schematic
diagram of this pixel. It consists of a classic 3T pixel whose reset transistor gate
is connected to the drain during the entire operation. As a consequence, reset
transistor drain current is the generated photocurrent, which forces subthreshold
operation. In the subthreshold mode, the source voltage of the reset transistor
will be proportional to the logarithm of the photocurrent. The response is thus a
non-linear logarithmic function which will increase the contrast of the darker areas
and reduce the luminance dynamic range at the brighter areas of the image, thus
extending the dynamic range towards the brighter values.
The disadvantage of this pixel is its high FPN (fixed-pattern noise). Classic






Figure 4.2: Schematic diagram of the logarithmic pixel.
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used in this pixel because of the non-linear response, causing sensitivity loss towards
low light [29]. The logarithmic pixel also has low signal swing, resulting in low SNR.
This pixel operates continuously, having no integration period. In order to read
the pixel it is necessary to wait for it to reach the logarithmic steady state, which
depends on the amount of light. The settling time is long, thus resulting in low
frame rate [28].
To take advantage of the benefits of the logarithmic pixel, but increasing sensi-
tivity in the dark areas, it is possible to combine the linear operation of the regular
3T pixel, which is suitable for dark image regions, with the logarithmic operation
of the log pixel, which is suitable for bright image regions [28]. The dynamic range
is thus extended toward bright, but the low-light sensitivity is similar to the linear
pixel sensitivity. This pixel starts operating in the linear mode and switches to log
mode when the discharge voltage curve reaches a defined voltage level.
A technique to reduce FPN in the multi-mode linear-log pixel is presented in
[28]. In this technique, the output signal and a reference signal, used to set a low
voltage in the photodiode through the reset transistor, are sampled. Readout noise
will be present in both samples. Thus, subtracting the samples will suppress part
of the FPN. This pixel has a dynamic range of 111 dB before correction and of 115
dB after FPN correction.
Dynamic range may also be increased by using multiple gains for pixel value
readout [3]. The device shown in [100] uses two column amplifiers: a high-gain
amplifier and a low-gain amplifier. Both amplifiers work at the same time and CDS
is performed for each case [100]. The higher gain amplifier has low readout noise,
extending the dynamic range towards the lower signals. The low gain amplifier,
on the other hand, captures signals related to larger local luminance values. For
those large luminance values, the high-gain amplifier is expected to yield the same
saturated (constant) output voltage. The final image is generated by combining
the result of the high gain amplifier with the result of the low gain amplifier. The
disadvantages in this case are the small increase in the dynamic range and the
necessary post-processing.
Adjusting the capacity of the pixel to store the photo-generated charge is another
way to capture HDR images. With this technique we create a multi-segment, or
piecewise linear, pixel response [26]. A possible implementation for this method is
presented in [30]: a lateral overflow integration capacitor is used to increase the
capacitance of the floating diffusion node, storing charge values that exceed the
floating-diffusion node capacity. This imager has a dynamic range of 93 dB.
An HDR image may also be captured by measuring the amount of time it takes
for the pixel readout node voltage to reach a reference voltage level. A common way
to address this problem is to count the number of times a pixel reaches saturation
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during a period of time [101],[102]. Dynamic range is increased because the pixel
that reaches saturation is reset and allowed to integrate again, thus better exploiting
the full well capacity. The main problem of this technique lies on the implementation
of the event counter, since counting inside the pixel would require large amount of
area and counting outside the pixel creates a synchronization problem on how to
send all the information to the hardware outside the pixel matrix.
The multiple capture technique uses global integration control [29]. Another
possibility is to consider the scene illumination to adapt the integration time ac-
cording to the exposure conditions. The integration time is a function of global
variables, such as average luminance value or image histogram, and it is applied
to all the pixels of the matrix [32]. A tone-mapping technique with content-aware
compression is presented in [32]. A global operator is used, with the same function
being used for every pixel. The image histogram is used to define the tone mapping
function. This chip achieves a dynamic range of 151 dB, and only seven bits per
pixel are necessary.
Autonomous integration time control is a technique in which each pixel is respon-
sible for controlling its own exposure time, regardless of the other pixels integration
time. The idea is to let the pixel choose its own integration time depending on the
amount of light it receives. Dark pixels require more integration than brighter pixels.
Hence, the dynamic range increases for as long as the integration time of the darkest
pixels can be increased and the integration time of the brightest pixels can be redu-
ced. In [103] an example of pixel with autonomous control over the integration time
is presented. In this case the value of the pixel is compared at certain point of the
integration time, which defines whether the pixel will saturate before the integration
time. If it is estimated that it will saturate, then the pixel auto-resets. All pixel
values are available at the same time at the end of the maximum integration time,
but those that reset the integration have a smaller effective integration time. This
circuit is able to reach 97 dB dynamic range.
In the circuit proposed in [33], the pixel controls its integration time based on its
own luminance and the matrix average luminance value. This circuit was fabricated
using a standard technology. In this work we introduce the design of pixels using
the idea proposed in [33], but with the UMC 180 CIS technology. Since the techno-
logy is designed for image sensors it has improved sensitivity, reduced noise and
the possibility of using the pinned photodiode, color filters and microlenses. The
inclusion of microlenses is the only feature we do not explore in the present work.
Thirteen matrices with 64×64 pixels were designed to study variations on the pixel
proposed in [33] and to compare those variations with the regular 4T pixel. Section
4.1 explains the proposed pixel circuit and shows system-level simulations. Several
test matrices and the differences among them are presented in Section 5.1.
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4.1 Pixel for HDR Capture
In the proposed HDR scheme, the integration time of each pixel varies according to
its own luminance and to the average luminance of the matrix. Pixels from darker
areas will have more time to integrate and pixels in brighter areas will stop the
integration sooner, ideally before reaching saturation. A detailed analysis of the
proposed scheme is presented in this chapter. The next sections show the proposed
HDR pixel schematic diagram, the resulting tone-mapping equation and system-level
simulations.
4.1.1 Pixel Schematic Description
The schematic diagram of the proposed pixel is presented in Figure 4.3. The pixel has
two photodiodes: one photodiode for the very image capture, and one photodiode
for integration time control. We assume that the luminance signal at the control
photodiode is approximately equal to the luminance signal at the closest adjacent
capture photodiode.
The pixel circuit can be divided in two parts. The first part is the capture circuit,
which is composed by a capture photodiode, ph, a reset transistor, M2, a source-
following amplifying stage (henceforth simply referred to as “source follower”), M3,
a row-select n-channel switch, M4, and a transfer gate, M1. Although this part
of the pixel has the same structure of the usual 4T pixel, its operation is slightly
different because the transfer gate is kept on during the entire integration period.
The transfer gate is turned off only when the second part of the circuit (i.e. the
control circuit) determines so. The consequence of operating the circuit in this
way will be discussed later on in this chapter. Since the second part of the circuit
controls the integration period, it will be called control circuit. It is composed by a
second photodiode, phctrl, transfer gate, M5, and reset transistor, M6, and also by
two switches, s1 and s2, that connect the floating diffusion of the pixel control circuit
to its neighbor from the right and from the bottom, and a digital circuit, with two
inverters and a NOR logic gate, which turns the capture circuit transfer gate on or
off.
Analyzing the logic of the digital circuit, it can be seen that it could be simplified
using a NAND gate and a single inverter, but this simplification was not done
because inverter I1 acts as a comparator, to stop capture photodiode integration,
when the control floating diffusion voltage reaches the middle of its own dynamic
range. To yield more accurate control over the comparison threshold, it was decided
to implement the desired logic with the two inverters and the NOR gate. The
control circuit integration period begins with s1 and s2 turned on, thus connecting

























Figure 4.3: Schematic diagram of the studied pixel for HDR image capture.
diffusion nodes have approximately the same capacitance, the FDctrl discharge rate
is proportional to the matrix controlling node (i.e. averaging node) discharge rate.
Afterwards, s1 and s2 are turned off, and FDctrl starts to discharge according to
its own luminance signal. When FDctrl reaches the middle of I1 operating range,
Vm, the NOR logic gate output goes to zero, thus turning M1 off and stopping the
capture circuit integration. Consequently, each pixel controls its own integration
time according to the matrix average luminance value and to the local luminance
value. A brighter pixel will reach Vm before a darker pixel, so the brighter pixels
will integrate for less time than the darker pixels.
The pixel controlling signals and floating diffusion node timing diagram based
on system level simulations are shown in Figure 4.4. The controlling signals are
presented in dotted lines. The labels are placed at the instant in which each control
signal is turned off. The solid and dashed lines represent the floating diffusion
node voltages during the pixel operation for a dark (green and blue lines) and a
bright pixel (black and red lines). The difference between the solid and dashed
lines is the instant that Ts is turned off. Circuit operation begins with photodiode
and floating diffusion reset. To do that, Reset, TG and Ts are turned on. To
understand what happens when these switches are closed, we consider a patent that
presents a partially pinned photodiode [2]. The partially pinned photodiode cross
section, reproduced from [2], is presented in Figure 4.5(a). In this cross section,
we see a photodiode that has a pinned region and a floating unpinned region. The
unpinned region works like a floating diffusion without a nearby transfer gate. The
partially pinned photodiode operation is similar to the operation of the pixel in this
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Figure 4.4: Pixel operation timing diagram. In solid and dashed lines, control (black
and green) and capture (red and blue) floating diffusion nodes discharge. Discharge
in the floating diffusion nodes for a pixel above (black and red lines) and a pixel
below (green and blue lines) the average are considered. In dotted line, control
signals. When Ts1 is used, the floating diffusion nodes behave as presented in solid
lines. When Ts2 is used, the floating diffusion nodes behave as presented in dashed
lines.
work, because the photodiode is constantly connected to the floating diffusion. The
electrostatic potential analysis of this component shows that the pinned photodiode
resets at the pinning voltage while the floating diffusion may reach a voltage level
close to Vreset [2]. Furthermore, the pixel will have two discharge curves, as a
consequence of the capacitance difference between the photodiode and the floating
diffusion. The partially pinned photodiode response is presented in Figure 4.5(b).
Figures 4.5(c) and 4.5(d) show the electrostatic potential of this component before
and after reaching the pinning voltage. The electrons generated by the photoelectric
effect are first stored only in the unpinned region. When the pinning voltage is
reached, both the unpinned region and the and the pinned region store electrons.
The capacitance thus increases, resulting in the second segment of the component
response. We expect that the reset operation in the present work HDR pixel be
similar to the partially pinned photodiode reset operation, and that the similarity
also holds for their voltage discharge curves. For now, we also assume that the
photodiode and the floating diffusion reset voltages are the same, and that the pixel
discharge is linear (i.e. the pixel voltage decreases according to a ramp).
After the reset, Ts is kept on during a period that is adjusted by the user. While
Ts is on, s1 and s2 are on, all control pixel floating diffusion nodes are connected and
the discharge will depend on the photocurrents of every control photodiode. The
overall photocurrent can be estimated as the sum of all pixels photocurrents and
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Figure 4.5: Partially pinned photodiode, reproduced from [2], (a) cross section, (b)
response curve, and electrostatic potential considering two cases: (c) before reaching
the pinning voltage, first linear response, and (d) after reaching the pinning voltage,
second linear response.
discharge rate is proportional to the average luminance value. In a single pixel, the
equivalent photocurrent can be estimated as
∑
∀i,j
Iphij/M × N = Iph. Ts is then
turned off, thus changing the voltage discharge rate according to the pixel local
luminance value. As can be seen in Figure 4.4, the integration stops when FDctrl
reaches Vm, which is shown in the figure as the horizontal dotted line. In order to
guarantee a minimum acceptable frame rate, we use another control, TG, to stop
integration for pixels whose local capture node voltage has not reached Vm. TG
controls the maximum integration period, TMax. Figure 4.4 shows two possible Ts
values which affect the final pixel voltage. If we change from Ts1 to Ts2 (increasing
Ts), the operation is given by the dashed lines. As it can be seen in the figure,
the bright pixels will integrate more and the dark pixels will integrate less when
increasing Ts.
The control floating diffusion presents a non-linear response because it is com-
posed of two segments of different voltage discharge rate: the average discharge rate
and, after Ts, the local discharge rate. The capture photodiode, on the other hand,
ideally presents a linear response, which depends on the local discharge rate. Nonet-
heless, the tone-mapping curve is non-linear. It is determined by the equations that
describe circuit behavior. The capture floating diffusion voltage at a determined
time t is given by:




where Vrst is the voltage of the floating diffusion right after the reset signal, Iph
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is the capture photocurrent of the analyzed pixel, and C is the total capacitance
of the floating diffusion capture node. The floating diffusion capture node overall
capacitance depends on the capture photodiode capacitance and on the parasitic
capacitance of the node.
The control floating diffusion discharge rate, on the other hand, is determined
by two slopes (one slope before Ts and one slope after Ts). As explained in the
beginning of this section, it is considered that the luminance signal at the capture
photodiode is equal to the control photodiode luminance signal. If the capture and
control photodiodes have the same area, then the same photocurrent is generated. It
is important, though, to consider what happens if the area of the control photodiode
changes. It may lead to the pixel area reduction and fill factor increase. If the
control photodiode area changes, then the photocurrent changes proportionally. The
constant mph is used to model the difference between the control and capture node
photocurrents. The difference exists only if the photodiode areas are different, which
is represented by Iphctrl = Iph/mph. Another consequence of changing the photodiode
area is capacitance change. The ratio between the equivalent capacitance seeing by
the capture floating diffusion node and the control floating diffusion node is modeled
by mC : Cctrl = C/mC . In this case the capacitance difference is given not just by
the area difference, but also by the parasitic difference. Considering these constants,
the control floating diffusion voltage decreases according to:
VFDcontrol(t) = Vrst −
Ts · Iph/mph
C/mC
− (t− Ts) · Iph/mph
C/mC
, (4.3)
where Iph is the matrix average photocurrent. As explained in the beginning of the
section, it can be computed, for a matrix of size M ×N , as
∑
∀i,j
Iphij/M ×N . To
find out the final floating diffusion voltage we substitute t, from Equation (4.2), by
Tmid, which is the time instant at which the floating diffusion of the control circuit
reaches the middle of its own dynamic range, VFDcontrol(Tmid) = Vm, or substituted










If Tmid is greater than the maximum integration time, then the pixel integration
time is equal to Tmax, otherwise, it is equal to Tmid. Figure 4.4 shows examples of
how Tmid changes according to the pixel value and to Ts. As it can be seen in the
figure, when Ts increases, pixels that discharge faster than the average discharge
rate (pixels brighter than the average) will have more time to integrate, and thus
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will appear brighter, and pixels that discharge lower than the average (pixels darker
than the average) will have less time to integrate, and thus will appear darker. This
means that increasing Ts increases the contrast between pixels below the average
pixel value and pixels above the average pixel value. This effect is shown in Section
4.1.2, which presents the results of system-level simulations based on mathematics
computational software. For the proper operation of the circuit for HDR capture,
Ts must be turned off before the control floating diffusion voltage reaches Vm. In
other words:




which is the time it takes for the voltage of the control floating diffusion to drop from
Vrst to Vm with a discharge equivalent to the mean photocurrent. If Ts ≥ TsMax,
then all pixels have the same integration time equal to TsMax, so no HDR operation
is performed.
The pixel transistor sizes from Figure 4.3 were determined through schematic di-
agram simulations and are presented in Table 4.1. Pixel area was a constraint, but
minimum length transistors were not considered because simulations with a single
transistor showed significant short channel effects. Mismatch simulations also influ-
enced the transistor size choices. The threshold voltage of the reset transistors, for
example, determines the photodiode and floating diffusion reset voltage. To reduce
error caused by threshold voltage variation, CDS may be used. Although we are
still using small channel transistors for the sake of area, we avoided using minimum
size. One of the test matrices include only minimum transistors, which will allow
for experimental comparison. The transfer gate transistor sizes (i.e. the sizes of M1
and M5) were defined by the technologies rules. The size of the capture photodiode
for all test matrices (considering the “sensor” layer from the technology) is 3 µm ×
3 µm. To investigate pixel pitch reduction, we consider control photodiodes with
three different sizes. The consequences of photodiode size variations are presented
in Section 4.1.2. To set Vm approximately at the middle of the control photodiode
voltage range, the inverter p-channel transistor width is equal to three times the
inverter n-channel transistor width. For the NOR gate there was no such care, since
it is not connected to the sensing node.
4.1.2 System-Level Simulations
To test the proposed approach, the circuit Equations (4.2), (4.3), (4.4) and (4.5),
were implemented using mathematic computational software. The script used for
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Table 4.1: HDR pixel transistors sizes.









simulation can be seen in Appendix A. Images from an HDR database were used
as inputs [104]. The capture photocurrent for each pixel was estimated using the
pixel values and an arbitrary constant expressed in amperes. The arbitrary constant
represents a photodiode sensitivity factor. Given an input image with pixel values
P, the capture photocurrent matrix is equal to Iph = Kph · P, were Kph is the
sensitivity factor, set to 50 pA, and P is the raw pixel matrix. Once the capture
photocurrent matrix is found, the control photocurrent matrix is Iphctrl = Iph/mph
or similarly, Iphctrl = Kph · P/mph. The capture node capacitance, C, also chosen
arbitrarily, is equal to 20 fF. Although the sensitivity constant and the capacitance
were chosen arbitrarily, they only affect the choice of Ts and TMax. For each pair
Kph, C with a given Ts and TMax, there is an equivalent pair Kph, C which gives the
same result with different Ts and TMax. Since Ts and TMax are variables that can
be adjusted outside the chip, there is no problem if Kph and C are not estimated
correctly.
The reset voltage, Vrst = 2.44 V, was based on circuit simulations using Cadence
Virtuoso. Vm depends on the inverter I1. For an inverter with p-channel transistor
width three times greater than the n-channel transistor width, Vm is approximately
equal to 1.6 V.
For the system-level simulations, the Ts value is select from the [100 µs, TsMax]
interval. The constants that model the difference between the control and capture
photodiodes were established as mph = mC = 1. This definition considers that both
photodiodes have the same size and thus same sensitivity and capacitance, but the
definition ignores the parasitic effect on the total capacitance. Disregarding the pa-
rasitics is adequate. Parasitic capacitance values are often negligible in comparison
to the capture and control photodiode capacitance values, which correspond to the
largest capacitors at the capture and control nodes. Section 4.1.3 explores non-ideal
pixel response for conditions under which the parasitic effects must be taken into
account.
The maximum integration time, Tmax, was set to 30 ms. Substituting these
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values in Equation (4.4) and limiting the maximum integration time to Tmax, we
find integration periods for each pixel. Substituting the integration periods in the
variable t from Equation (4.2), we have an estimated output voltage for each pixel,
VHDR. The VHDR values are then normalized to the [0, 1] interval, to allow for
display: pHDR = (Vrst −VHDR)/(Vrst −Vmin), where Vrst is the maximum floating
diffusion voltage that can be detected. The maximum detectable floating diffusion
voltage corresponds to pixel value equal to zero. The minimum detectable voltage is
Vmin. It is approximately equal to 0.7 V. Pixels that reach Vmin are fully discharged
and correspond to pixel value equal to one.
To generate the images in Figure 4.6, we use the method that has just been
described. The input image is a patch of the HDR image presented in Figure 4.7(a).
Four different values of Ts were considered: starting with 1 ms in Figure 4.6(a) and
going up to 4 ms in Figure 4.6(d), with 1 ms step. From the sequence of figures we
can see how the contrast increases with Ts. As shown in Figure 4.4, for the pixels
with an integration time smaller than TMax, when Ts increases bright pixels have
more time to integrate and dark pixels less time to integrate, increasing the contrast.
Overall contrast increases, but the local contrast among darker pixels (e.g. inside
the flowers, or inside the leaves) does not increase. The small differences that exist
among these pixels are kept approximately the same. For those pixels, integration
period is determined by Tmax, and so Ts variations have little influence on them.
Figure 4.7 shows the same effect in a larger image. Figure 4.7(a) is the original
(a) (b)
(c) (d)
Figure 4.6: Tone-mapped image using the designed HDR pixel system-level model.




Figure 4.7: (a) Original image used as input for the system-level simulations, (b)
image tone-mapped using Ts = 1 ms, (c) Ts = 2 ms, and (d) Ts = 3 ms.
image, without any correction. Figure 4.7(b) shows the result of a histogram cor-
rection of the image. Figures 4.7(d) until (f) show the results of the proposed HDR
system-level simulation for increasing Ts values. In this figure we can see the dis-
advantage of defining a Ts too high, which is the saturation of bright areas, leading
to detail loss in the white towel in the middle of the image.
It is interesting to see how the pixels from the raw image are being mapped to
the final image. This analysis allows us to understand the tone-mapping function
that is implemented by the proposed circuit. To do that, Iph is replaced by Kph · p
in Equations (4.2) and (4.4). The new pixel value is obtained with pHDR = (Vrst −











where p is the mean of the pixel matrix. The integration period Tint is either equal
to Tmid or equal to TMax, and the final pixel value is:
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pHDR =
Tint ·Kph · p
C · (Vrst − Vmin)
. (4.7)
Using Equations (4.6) and (4.7) we vary p from zero to one and plot the relation
between p and pHDR for different average pixel values and Ts values, as shown in
Figures 4.8 and 4.9 respectively. These figures show that the tone-mapping function
is piecewise linear. It is composed by two slopes and, depending on the conditions, a
clamp. Furthermore, the output does not necessarily cover the entire eight-bit range.
That happens because the circuit output voltage of the pixel whose discharge rate
is equal to the average discharge rate is equal to Vm. In the system-level simulation,
the pixel value that is equal to the average pixel value is mapped to the quantized
eight-bit value that corresponds to Vm (which is approximately the center of the
output eight-bit dynamic range, depending on the inverter I1). Since Vm is not
exactly at the middle of the voltage output range, it is equal to 1.6 V instead of
(Vrst + Vmin)/2 = 1.57, the pixel value that is equal to the average pixel value is
mapped to a tone-mapped pixel value slightly smaller than 0.5, as it can be seen in
Figures 4.8 and 4.9. Changing Vm makes it possible to adjust the output range. A
smaller Vm means that the average pixel value is mapped to a higher output value,
which makes it possible to increase the output dynamic range of brighter (high-
average) images. A possible circuit modification that would allow for Vm control
consists in providing external (user) access to the inverter supply voltage. If the
inverter supply voltage is less than 3.3 V, then Vm is reduced. An interesting circuit
feature that can be seen in the figures is how the focal-plane tone-mapping operator
adapts itself to make images with darker averages brighter and with brighter averages
darker, not allowing for a saturated or dark result.
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Figure 4.8: Tone-mapping functions for averages varying from 0.1 to 0.9 and (a)
TMax equal to 3 ms and Vm equal to 1.6 V, (b) TMax equal to 30 ms and Vm equal
to 1.6 V, and (c) TMax equal to 3 ms and Vm equal to 1.2 V.
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Substituting Tint in Equation (4.7), we can also see why arbitrarily choosing
C and Kph only affects the choice of Ts and TMax. First, if Tmid > TMax, then
Tint = TMax and pHDR = (TMax · K · p)/[C · (Vrst − Vmin). If Tmid < TMax, we







· Ts · (1− p/p). (4.8)
As it can be seen from these equations, Ts or TMax, depending on the final value
of Tmid, multiply Kph/C. Thus, even if Kph and C are not equal to the values
chosen, it is always theoretically possible to find the exact same response if Ts and
TMax change accordingly. The limitations are on generated signal precision, and on
transfer gate control line charge time.
Figure 4.9 shows the effect of different Ts values for images with average pixel va-
lues equal to 0.2, 0.4, 0.6 and 0.8. Ts varies from TsMax/10 to TsMax with TsMax/10
step, where TsMax is given by Equation (4.5) and depends on the average value.
As qualitatively observed before in Figures 4.6 and 4.7, Ts changes the contrast of
the image. In Figure 4.9 we can see that this happens because Ts changes slope of
the second segment of the tone-mapping function. Increasing Ts also increases the
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Figure 4.9: Tone-mapping functions for varying values of Ts considering averages
equal to (a) 0.2, (b) 0.4, (c) 0.6 and (d) 0.8.
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slope, resulting in the contrast enhancement. The idea of reducing Vm, observed in
Figure 4.8(c), also has the advantage of allowing for contrast increase, since reducing
Vm increases TsMax, as it can be seen in Equation (4.5).
In Figures 4.8(a), 4.8(b) and 4.8(c), we consider images with average pixel values
(at the input HDR domain) varying from 0.1 to 0.9. We also consider that Ts is
the same for all images, i.e. for all average pixel values. Ts is set to 95% of the
smallest TsMax, which is the one computed for the highest average, 0.9. TMax in
Figure 4.8(b) is ten times larger than in 4.8(a). The effect of changing TMax can be
seen at the beginning of the response (i.e. at the leftmost part of the tone-mapping
functions). With a smaller TMax more pixels reach the maximum integration time
limit, and will thus respond according to the leftmost segment of the piecewise linear
function seen in Figure 4.8. In Figure 4.8(c) Vm was changed to 1.2 V. We can see
in this figure that the curves are now higher, corresponding to a brighter image.
4.1.3 Non-Ideal Behavior
The operation of the pixel described in Section 4.1.2 does not consider some non-
ideal effects that may appear in the fabricated circuit. Charge injection and clock
feedthrough, for example, will affect the final pixel voltage value. Charge injection
occurs because of the charge accumulated in the transistor channel, which flows to
source and drain nodes when the transistor opens. Clock feedthrough, on the ot-
her hand, depends on parasitics between the switch control and the signal nodes.
Although clock feedthrough can be reduced by avoiding signal and control line cros-
ses in the layout, the transistor gate to source (or drain) capacitance couples these
lines and affects the floating diffusion voltages. Although it is expected that they
will appear in the fabricated circuit, these phenomena were not modeled for the
system-level simulations.
In this section, we investigate two non-ideal effects and their impact on pixel
tone-mapping functions: the non-linear discharge described in [2], and the floating
diffusion parasitic capacitances effect.
Non-Linear Discharge
So far, we have considered that the floating diffusion and photodiode node capacitors
discharge linearly. It is possible, though, for the floating diffusion node capacitance
to discharge non-linearly (i.e. not according to a time-decreasing voltage ramp),
when it keeps directly connected to the pinned photodiode [2]. This non-linear
effect begins after the floating diffusion node voltage reaches the pinning voltage,
because of the difference between the photodiode capacitance and the floating diffu-
sion capacitance. Consequently, it affects the discharge of brighter pixels. The effect
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on the tone-mapping curve can be seen in Figure 4.10 for three different average pixel
values and for two different floating diffusion capacitances. The non-linearity is ac-
tually beneficial, because it may avoid the abrut clamp that exists at the original
tone-mapping function. The bigger the total capacitance value with respect to the
floating diffusion capacitance, the smaller is the response slope after the pinning
voltage. Figure 4.11(b) shows this effect in an image. Compared to the ideal model,
which is presented in Figure 4.11(a), Figure 4.11(b) shows the brighter regions not
saturated: see for example the sky, the tent and the white towel, whose top is not
completely white as in the ideal model result.
Floating Diffusion Parasitic Capacitances
Another non-ideal behaviour regards the effect of the floating diffusion parasitic
capacitances in the pixel response. The overall capacitance seen by the floating
diffusion node can be estimated as CFDTotal = Cph+Cp, where Cph is the capacitance
of the photodiode and Cp is the total parasitic capacitance. As can be seen in Figure
4.3, the floating diffusion of the control circuit is connected to more transistors than
the floating diffusion of the capture circuit. The dominant parasitic capacitance
of the capture circuit is given by the source follower gate capacitance, while the
dominant parasitic capacitance of the control circuit is defined by the inverter input
capacitance. Since the transistors of the inverter are bigger than the source follower,
the parasitic capacitance of the control circuit is bigger than the capture circuit
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Figure 4.10: Tone-mapping functions considering the difference between photodiode
and floating diffusion capacitances for input image average pixel values equal to 0.1,
in solid line, 0.3, in dashed line, and 0.5, in dash-dotted line: (a) floating diffusion
capacitance equal to 20 fF, and (b) floating diffusion capacitance equal to 5 fF. In
either plot, the overall capacitance varies in the same way: from 20 fF to 50 fF
with 10 fF step (for input values that are high enough for the pixel to reach output
voltage equal to the pinning voltage). The arrow in the figure shows the direction




Figure 4.11: (a) ideal tone-mapping result; (b) tone-mapping result taking into
account photodiode and floating diffusion capacitance difference; (c) tone-mapping
result taking into account parasitic effects added to 20 fF nominal capacitance; (d)
parasitic effects added to 80 fF nominal capacitance.
parasitic capacitance. Thus, if the capture photodiode has same size of the control
photodiode, then Cctrl > C and mC < 1. The smaller Cph is, the more influence the
parasitics will have in the result.
Schematic simulations of the circuit showed that the parasitic capacitance of
the capture floating diffusion is equal to 8.8 fF and the parasitic capacitance of the
control floating diffusion is equal to 15.4 fF. For a photodiode capacitance equal to
20 fF, we have C ≈ 28.8 fF, Cctrl ≈ 35.4 fF and mC = C/Cctrl ≈ 0.8. Figure 4.12(a)
shows how the pixel response changes considering these parasitics, considering input
image average pixel value equal to 0.4, and varying the photodiode capacitance in
the same way for both capture and control circuits. The dashed line shows the
response curve without the parasitic effect. Reducing the photodiode capacitance
also reduces mC , which has the effect of stirring the response curve upward and to
the left. This is the same effect that was observed in Figure 4.8, when Vm changes.
The tone-mapped image will thus appear brighter.
Figure 4.12(b) combines both the parasitic effect and the non-linear response
discharge. It is considered that capture and control photodiodes have same size. The
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Figure 4.12: Pixel response considering input image average pixel value equal to 0.4:
(a) in dashed line, disregarding the effect of different parasitics and with mC = 1,
and, in solid line, considering the effect of different parasitic in the capture and
control floating diffusion nodes, and varying nominal photodiode capacitance (from
0 fF - just parasitics influend - to 70 fF with 6 fF step). The arrow represents the
increase of the photodiode capacitance. The bigger the capacitance, the smaller
is the parasitic effect and closer to the dashed response. (b) considering two non-
linearity effects, the parasitic and the non-linear discharge for capture and control
photodiodes of same size. The arrow represents the increase in the capacitance
component (from 0fF to 8 fF with 1 fF step) that is equal to both control and
capture floating diffusion nodes.
capacitance after the pinning voltage is fixed and the floating diffusion capacitance
computed considering a fixed parasitic value and a variable component that changes
in the same way for both photodiodes. By increasing this common component,
both effects become less evident because the parasitic become less important and
the floating diffusion capacitance become closer to the capacitance after the pinning
voltage.
Figure 4.11(c) and (d) show the effect of introducing the parasitic capacitance
in the system-level simulations. A 20 fF nominal capacitor is used in Figure 4.11(c),
thus making parasitic effects more evident than they are in Figure 4.11(d), in which
a 80 fF capacitor was used, when compared to the ideal model. As expected, the
parasitic effects make the image brighter.
To allow for fill factor increase, it is interesting to reduce control photodiode
area. If the area are reduced by a factor equal to m, both the sensitivity and
photodiode capacitance reduce by the same factor. Thus, if the parasitic effect is
not considered, there is no change in the pixel response becausemph remains equal to
mC . Considering the parasitic effect, if the area of the control photodiode is equal to
one half of the capture photodiode area, then mph = 2 and Cctrl = Cph/2+Cp, which
leads to mC = Cph/(Cph/2 + Cp). If Cph/2 >> Cp, mC ≈ 2. The larger m is, the
more evident will be the parasitic effect. In the chip design all capture photodiodes
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have 3 µm×3 µm, but three different control photodiodes were implemented, 3 µm
× 3 µm, m = 1, 2 µm × 2 µm, m = 2.25, and 1 µm × 1 µm, m = 9, each in a
different test matrix.
Figure 4.13 shows how the parasitic effects change the tone-mapping functions.
In this figure, TMax was set arbitrarily high to allow for the analysis of the result
without its influence. In the top row of this figure the input image average pixel
value is equal to 0.2and in the bottom row it is equal to 0.8. In Figures 4.13(a), (b)
and (c), Cph is 20 fF, 50 fF and 80 fF respectively. The results in Figure 4.13(a)
are more sensitive to the parasitics and to changing the control photodiode area.
In solid line m = 1, in dashed line m = 2.25 and in dash-dotted line m = 9. This
figure shows that, depending on photodiode capacitance and parasitic effects, the
pixel tone-mapping function saturates more easily if the control photodiode area is
significantly smaller than the capture photodiode area. There is thus a limit for the
control photodiode to be reduced. Nonetheless, since we have no information on
the photodiode capacitance and thus cannot determine this limit, a matrix with a
control photodiode having 1/9 of its original area was laid out in the test chip, to
investigate a possible fill-factor increase.
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Figure 4.13: Pixel response curve considering parasitics and varying the photodiode
size and capacitance. Photodiode capacitance equal to (a) 20 fF, (b) 50 fF, and (c)
80 fF. In the top row, the input image average pixel value is equal to 0.2. In the
bottom row, it is equal to 0.8. In solid line both photodiodes have the same size.
In dashed line the capture photodiode has area equal to 9 µm2, and the control
photodiode area is equal to 4 µm2. In dash-dotted line, the capture photodiode area
is equal to 9 µm2, and the control photodiode area is equal to 1 µm2.
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4.2 Pixel with Shared Control Photodiode
Sharing the control photodiode and circuit among a group of capture photodiodes is
a good solution for reducing the pixel area. The problem with this solution is that it
might create artifacts on the image. We have considered in the previous analysis that
the control and capture photodiodes have the same discharge rate. Although it is
not expected that the discharge is exactly the same, this is a reasonable assumption,
since the control and capture photodiodes are designed to be close to each other in
the layout. If a single control photodiode is shared by a (possibly large) group
of pixels, then it is no longer expected that all photodiodes will receive the same
luminance input value. To minimize this effect, the control photodiode is shared for
a small group of 2×2 pixels and the layout, which is shown in Section 5.1.1, was
designed so that these photodiodes are close to each other.
To investigate possible artifacts, system-level simulations were performed consi-
dering that the shared control photodiode input is equal to the average luminance
input of the 2×2 block. The result is shown in Figure 4.14(b). Figure 4.14(a) is in-
cluded for comparison purposes. It is the regular model result. In the regular model,
there is one control photodiode per pixel, and the capture and control photodiodes
have the same discharge rate. Comparing the images at the top of Figures 4.14(a)
and 4.14(b), top, we note that Figure 4.14(b) is more noisier. This observation is
confirmed by comparing the images at the bottom of Figures 4.14(a) and 4.14(b)
(a) (b)
Figure 4.14: (a) image tone-mapped using the regular pixel model, which has one
control photodiode per pixel, and (b) image tone-mapped considering one control
photodiode per 2×2 pixel block. The images at the bottom contain details from the
images at the top.
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bottom, which show a small detail of the top images.
Using Figure 4.14(a) as reference, Figure 4.14(b) presents an MSSIM (mean
structural similarity) [105] equal to 0.97. The closest MSSIM index is to 1, more
similar are the images. To reaffirm the MSSIM result, PSNR (peak signal-to-noise
ratio) is equal to 33.4 dB. These results show that although there is noise introduced,
quality of the image is similar to the reference of one control circuit per pixel.
Increasing the number of pixels that share the control photodiode makes the
noise artifacts more evident. Figure 4.15 shows the results of 4×4 pixels blocks
and 8×8 pixels blocks. MSSIM in these cases are 0.95 and 0.94, and PSNR are
29.6 dB and 28.1 dB. In Figure 4.15(b) we can clearly see blocking artifacts. These
artifacts are also present in Figure 4.15(a): in the bottom image detail, the edges
between the flowers and the background contain blocking artifacts. As the block
size increases, artifacts appear in the image and layout becomes more and more
complex. Sharing control photodiodes among 2×2 pixels corresponds to a suitable
trade-off between noise and pixel are, because the noise effects are not as evident,
the layout can guarantee that the pixels are placed close to each other, and the area
reduction increases the pixel fill-factor.
(a) (b)
Figure 4.15: Blocking artifacts appear in the tone-mapped images, when a single
control photodiode is shared by pixels within pixel blocks that are larger than 2×2:
(a) 4×4 pixel block, and (b) 8×8 pixel block. The images at the bottom contain
details from the images at the top.
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4.3 Proposed Circuit for Color Implementation
The inclusion of color in imaging systems involves not only acquisition and com-
pression but also white balance and demosaicing. White balance consists of a color
adjustment procedure that aims at presenting color information as faithfully to the
original scene as possible, by multiplying pixels with constants which depend on the
camera response to each color and on the light source that is being used. White-
balance constants are defined through experimental tests. For each camera, there
exists a table with constant multiplying factors that are selected according to the
estimated light conditions. White balance is usually performed before demosaicing.
In the raw data yielded by the camera sensor, which is usually covered by a color
filter array, each pixel contains information regarding a single color. Demosaicing
is the procedure that maps the raw data (with incomplete color information) into
three separate and complete color channels, by using neighboring pixels to estimate
the missing color information at a given pixel.
In a purely digital tone-mapping scheme, white balance is usually performed
right after image capture, and it is immediately followed by demosaicing. Depending
on the tone-mapping operator, the tone-mapping procedure is either independently
performed in each color channel, or it is performed in the luminance channel that
is computed from the demosaiced RGB (red, green, blue color model) image. In
the luminance-channel case, each color pixel is then linearly adjusted depending
on the tone-mapped luminance, on the original luminance, and on the color pixel
value itself. To show the tone-mapping result without taking into account the focal-
plane complexity constraints and non-ideal effects, Figure 4.16(a) was used as input
for a purely digital implementation of the proposed tone-mapping operator. In this
implementation we first apply tone mapping to reduce the luminance dynamic range,
and then adjust the color using white balance. The result is shown in Figure 4.16(b).
In the circuit implementation, because of complexity constrains, white balance
and demosaicing are not performed at the focal plane. Differently from the di-
gital approach, at the focal plane approach the white balance and demosaicing
operations are performed after tone mapping. To include color in the proposed
focal-plane tone-mapping circuit, we consider two approaches. These approaches
were also tested using system-level simulations to guarantee the viability of the
implementations [106]: i) The first approach consists in simply including Bayer pat-
tern color filters [5] in the same circuit of the gray scale implementation, which
was presented in Figure 4.3. This implementation is equivalent to tone-mapping
each channel independently, using the matrix global average pixel value as a com-
mon parameter. Since white balance is performed after tone mapping, it is ne-




Figure 4.16: (a) input RGB image, (b) digital implementation of the proposed tone-
mapping operator (luminance channel only), (c) system-level focal-plane simulation
with each pixel controlling its own integration period (tone mapping in all three
channels), and (d) system-level focal-plane simulation with green pixels controlling
blue and red channel tone mapping.
tails of this evaluation is presented in [107]. In this reference we can see that if
tone-mapping is applied in each channel after white balance we have that the tone
mapped pixel value is equal to pHDR = [Tint · Kph · WB · p]/[C · (Vrst − Vmin)],
as presented in Equation (4.7), but including the white-balance constant WB,
which depends on the pixel color and ilumination. Because of the non-linear
pixel response described in Section 4.1.2, it is not possible to simply use WB af-
ter the tone-mapping. The new white balance factor can be found by resolving
[Tint ·Kph ·WB ·p]/[C ·(Vrst − Vmin)] = WB′ · [T′int ·Kph ·WB ·p]/[C ·(Vrst − Vmin)],
where WB’ is the desired value that varies according to the pixel value, integration
time of the pixel with tone-mapping before white-balance (T′int) and integration
time of the pixel with tone-mapping after white-balance (Tint). The integration
periods can be computed using Equation (4.6), which depend on circuit constants
(capacitace, sensitivity, Vrst), on the pixel value and matrix average value. Thus,
it is necessary to invert the tone-mapping function to find a suitable multiplying
factor for each pixel. Demosaicing is performed afterwards. The result can be seen
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in Figure 4.16(c). The color difference between Figures 4.16(b) and 4.16(c) is a con-
sequence of performing, in Figure 4.16(c), tone-mapping in each channel separately,
which changes the, for each pixel, ratio between the color channels, and ii) the second
approach uses the green information for red and blue channel tone mapping. The
circuit necessary for this approach is presented in Figure 4.17. The green photodiode
immediately below the red pixel controls both green and red capture circuits, and
the green photodiode immediately above the blue pixel controls both green and blue
capture circuits. This idea was proposed based on the digital implementation, in
which tone mapping is not performed separately for each color channel. The green
is used as reference, in this case, because of the Bayer pattern itself: where the green
pixels are more abundant. Another motivation for this color implementation is area
reduction. The previous implementation requires two photodiodes and control cir-
cuit for each pixel. When we use the green pixels to control the other colors pixels,
we need three photodiodes and a single controlling circuit for every two pixels. The
white balance for this case is simple: only the regular white-balance constants are
necessary. This can be demonstrated by inverting the tone-mapping curve, con-




































Figure 4.17: Schematic diagram of color 2×2 HDR pixel blocks in which the green
pixels control the red and blue channel tone mapping. The circled photodiodes are
the ones used for control.
65
simulation results for the green control approach. The color in this image is similar
to the digital implementation because, on the contrary to the first approach, the
second approach is able to preserve the ratio between the color channels for most
of the pixels (if there is saturation in any of the color channels the ratio is not pre-
served). In either case, these results are subjectively good and validate the color
circuit implementation.
4.4 Time Analysis of the Tone-Mapping Algo-
rithm
The method proposed in Section 3.1.1 was used to compare the throughput of the
designed HDR circuit with a hypothetical digital solution. The focal-plane solution
steps for the HDR chip are capture, which occur concurrently with the tone mapping,
and 8-bit analog-to-digital conversion. The time necessary for capture is equal to
the maximum integration time, TMax. TMax is also expressed as a function of the
clock period: TMax = NintMaxτClk. The time for the analog to digital conversion is
equal to the time of one conversion, τADC8bits , multiplied by number of conversions,
which is equal to the number of pixels M×N, and divided by the number of ADCs
NADC . The focal-plane processing time is thus:
τFPTotal = TMax +M ·N · τADC8bits/NADC . (4.9)
For the digital solution, we consider that 12 bits are necessary to represent the
value of the uncompressed pixel. The digital solution is limited by a single integra-
tion period. Consequently, details that are perceived in the HDR pixel because of
the different integration periods in a single capture may not be perceived using the
digital solution. This is another factor that needs to be assessed when comparing
these solutions. This section focus only on the throughput comparison. Schematic
simulations presented in Chapter 5 compare the details between the results of a
regular 4T pixel matrix and the designed HDR matrix. Furthermore, future expe-
rimental tests with the fabricated chip, described in Chapter 5, will provide better
insights in this matter. For the time comparison, the digital solution is composed
by the capture step, 12-bit analog-to-digital conversion, memory write access and
a digital processor which implements Equation (4.6), a comparison of the results
with TMax and Equation (4.7). The digital solution needs to access the memory
for reading and writing one time for each pixel. The capture time was arbitrarily
defined as half the maximum integration time from the focal-plane solution, assu-
ming that it is the least necessary integration period to preserve the details, τcap =
(NintMax/2)τClk. For the analog-to-digital conversion, M×N pixels are converted by
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a 12-bit converter whose conversion time takes τADC12bits . The number of ADCs is
also NADC . The processing time necessary to compute Tmid using Equation (4.6) is
given by:
τDigTmid = M ·N (2τmult + τdiv + 3τsum) + τdiv, (4.10)
where the division operation is necessary to compute 1/p, which is multiplied and
added in two parts of the equation. The third sum and the separate division are
necessary to compute the matrix average. The M×N Tmid values are then compared
with TMax: τDigTint = M ·N · τcomp. Tint is then substituted in Equation (4.7). The
time necessary isM ·N ·2τmult, because of the multiplication between each Tint by its
corresponding pixel value and by the constant given by the reset voltage, minimum
voltage, photodiode sensitivity and capacitance. Memory access is necessary three
times, to write the original value, read this value and write the tone-mapped value:
M ·N ·3τmem. These four equations are divided by the number of processing elements,
NPE, to allow for parallel digital processing.
Summing all the equations, the total time the digital approach takes is given by:
τDigTotal = TMax/2 +M ·Nτ12bits+
(τdiv + 3τsum + τcomp + 3τmem) /NPE + τdiv
(4.11)
To compare Equations (4.9) and (4.11), the values from Table 4.2 were defined.
The multiplication and division were defined as 3τClk and 4τClk to represent the fact
that that these operations are more complex than a simple summing operation.
The ADCs constants from Table 3.2 were considered for the 8-bit case and were
recomputed for the 12-bit case. The values for 12 bits were close to the 8 bits,
as expected, since these constants define the clock ratios and should not change
significantly with the number of bits. These 12-bit constants are: Kramp = 1, also
used as reference, and, using reported figures, found KSAR,Cyclic = 14, KΣ∆ = 13
Table 4.2: HDR time analysis equations parameters.
Parameter Value
M×N 640×320
Clock frequency 100 MHz
τClk 10 ns
TMax 1 ms
Time for a comparison operation (τcomp) 1τClk
Time for a summing operation (τsum) 1τClk
Time for a multiplication operation (τmult) 3τClk
Time for a division operation (τdiv) 4τClk
Time for a memory access (τmem) 2τClk
Number of ADCs (NADC) 640
67
and KPipeline = 2. Figure 4.18 shows the ratio between the digital approach total
processing time and the focal plane total processing time. Even for increasing values
of number of processing elements, the focal-plane approach is approximately ten
times faster than the digital approach with the ramp converter and five times faster
with the Σ∆ converter. If we increase the digital processing clock frequency to
4 GHz, then the focal plane is nine times faster than the digital approach with the
ramp converter and three times faster with the Σ∆ converter.
NPE
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SAR, NADC = 640
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Figure 4.18: Ratio between digital and focal-plane tone-mapping processing times as
a function of the number of PEs. Ramp, SAR, Σ∆, and pipeline ADCs are shown,
respectively, in dash-dotted, dashed, dotted, and solid lines.
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Chapter 5
HDR Chip Design and Simulation
Results
The designed chip has 13 test matrices, each with 64×64 pixels. The test matri-
ces and their layouts are described in Section 5.1. Pixels with control and capture
photodiodes with different sizes, pixels that share the control photodiode, and co-
lor matrices were included. Regular 4T pixels were also included for comparison
purposes.
Schematic and post-layout simulations using spectre models were performed, to
evaluate the reliability of the proposed approach. A simulation with the complete
number of pixels (each test matrix has 64 × 64 pixels) takes a few days, for a
single schematic diagram simulation. To reduce the simulation time, most tests
were performed using a 16×16 pixel matrix. These tests are presented in Sections
5.2 and 5.4.
5.1 Integrated Circuit Specifications
The 13 test matrices are organized in a higher level array of four rows by three
columns of matrices and a single separate matrix. Figure 5.1 shows this higher
level array, where the matrices are labeled according to their positions. From this
figure, we can see that the rows of the matrices are connected together: that is,
the row-select signal lines of matrix (1,1) are connected to matrix (1,2) and (1,3),
row-select signal lines of matrix (2,1) are connected to matrix (2,2) and (2,3), and
so on. Similarly, but regarding column connections, the outputs of matrix (1,1) are
connected to the outputs of matrix (2,1), the outputs of matrix (1,2) are connected
to the outputs of matrix (2,2), and the outputs of matrix (1,3) are connected to the
outputs of matrix (2,3). These connections are mirrored at the two bottom matrices
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Figure 5.1: Chip block diagram.
and third rows. Two decoders with seven-bit inputs and 128 outputs are used to
control the row-select signal lines: one for the two three-matrix rows at the top, and
another one for the two three-matrix rows at the bottom.
The extra matrix rows and columns are independent from the others, but the
inputs of the decoder that controls the extra matrix row-select inputs are connected
to the inputs of the decoder from matrices (3,1), (3,2) and (3,3). Each column
output is connected to a current mirror with a bias current of 500 nA, leading to
seven current mirror circuits, each with an input pin. The bias current choice was
based on circuit power constraints per capture and on pixel simulations.
To connect the matrix outputs to the chip outputs (pads), analog buffers are
used. There are four buffers for each set of 64 outputs, that is, one buffer for every
group of 16 column outputs, and they are connected using simple switches. The
buffer selection is done by a decoder with four inputs and 16 outputs. The buffer
outputs are directly connected to output pins. Consequently, there are 28 voltage




In all matrices, the capture photodiode has an area equal to 3×3 µm2. Matrices (4,1)
and (4,2) from Figure 5.1 are regular 4T pixels, which were included for comparison
and characterization purposes. The layout of the 4T pixel is presented in Figure 5.2.
The 4T pixels have are of 7.1×7.1 µm2 and fill-factor of 17.85%. Color filters were
included in matrix (4,2), according to a Bayer pattern arrangement. The remaining
eleven matrices implement the proposed HDR imaging circuit with small structural
variations.
Matrices (3,3) and (4,3) are the HDR implementations with color. Matrix (3,3)
uses the regular HDR pixel, with Bayer pattern filters, as discussed in Section 4.3.
To allow for a better adjustment of the image quality through the control of Vm, the
inverter supply voltage is separate from the matrix supply. Four pixels from matrix
(3,3) are presented in Figure 5.3. Each pixel has 13.7 µm × 13.7 µm and a fill-
factor of 4.8%, which is the lower fill-factor from all test matrices. For proper white
balance, as explained in Section 4.3, it is necessary to measure the matrix average
luminance value. For this reason it was included in this matrix a single source
follower connected to one of the boarder switches that allow the the sampling of the
average. Matrix (4,3), whose pixel layout is presented in Figure 5.2(b), is the color
matrix in which the green pixels control the pixels assigned to the other two colors.
This matrix also has a separate supply voltage for the inverters. In Figure 5.2(b)
we can see the color filters layout layers. The read pixel is controlled by the green
control photodiode that is immediately below it. The blue pixel is controlled by the
green control photodiode that is immediately above it. The layout of the pixels red
and green in Figure 5.2(b) have 13.4 µm of width and 15.7 µm of height. A separate
(a) (b)
Figure 5.2: (a) layout of a 4T pixel and (b) of four color pixels with the green pixels
controling the intregration period.
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Figure 5.3: Four color pixels with independent integration period control.
pixel have thus 13.4 µm of width and 15.7/2 µm = 7.8 µm of height, yielding in
8.56% of fill-factor.
The pixel from matrix (1,3) has the capture and control photodiodes of same
size and equal to 3 µm × 3 µm. The pixel layout is presented in Figure 5.4(a). This
pixel has area equal to 13.5 µm × 13.5 µm and a fill-factor of 4.94%. Matrix (1,2)
and (1,1) differ from matrix (1,3) just in the size of the control photodiode. The
former has a control photodiode of 2 µm × 2 µm and the latter of 1 µm × 1 µm.
These three matrices capture gray scale images using pinned photodiodes for both
capture and control. Figure 5.4(b) presents matrix (1,2) pixel layout, with area
of 12.5×12.5 µm2 and 5.76% fill-factor. Figure 5.4(c) presents matrix (1,1) pixel
layout, with area of 12×12 µm2 and 6.25% fill-factor. The reduction of the control
photodiode allowed of the pixel area reduction, but the control circuitry limits this
reduction: there is not the same rate of reduction from matrix (1,3) to matrix (1,2)
and from matrix (1,2) to matrix (1,1).
Matrices (2,1), (2,2) and (2,3) are equal to the ones above except for the fact
that they do not use the pinned photodiode. Experimental comparison between
pinned photodiode matrices and their standard photodiode counterparts will allow
for an assessment of pinned photodiode advantages.
Matrix (3,2) is formed by pixels with minimum length, to reduce the area as
much as possible. The matrix (3,2) pixel layout is presented in Figure 5.4(d). The
area is equal to 10.9 µm × 10.2 µm, 8.65% of fill-factor.
The pixel presented in Figure 5.5(a) belongs to matrix (3,1). In this pixel,
four capture photodiodes share a single control circuit. As it can be seen in the
figure, photodiodes were laid out as close as possible to each other, to make control




Figure 5.4: Different HDR pixel layouts, with different control photodiode sizes: (a)
matrix (1,1) pixel, with capture and control photodiodes size equal to 3 µm × 3
µm; (b) matrix (1,2) pixel, with control photodiode size equal to 2 µm × 2 µm; (c)
matrix (1,1) pixel, with control photodiode size equal to 1 µm × 1 µm; (d) matrix
(3,2) pixel, which has minimal pixel area.
the photodiodes are not equally distributed in the matrix. The area in Figure 5.5(a)
is 18.4 µm × 18.4 µm, which corresponds to four pixels. The effective pixel area is
thus 9.2 µm × 9.2 µm, yielding 10.6% of fill-factor.
Figure 5.5(b) shows top cell layout. Although it is not possible to see the details,
this figure shows how the matrices are organized, in agreement with Figure 5.1, and
how they are connect to the die pads.
The extra matrix pixel layout presented is the same as the one presented in
Figure 5.3, but without the color filters. This matrix implements the HDR pixel with
capture and control photodiodes of same size, and with separate supply voltage for
the inverters. The area difference between the pixel from Figure 5.3 (extra matrix)
and 5.4(a) (matrix (1,3)) is given by the removal of the separate supply voltage for
the inverters. The cost of this extra control is an increase of 3% in the total pixel




Figure 5.5: (a) layout of pixels sharing control photodiodes; (b) top cell layout view.
Table 5.1 summarizes the characteristics of all designed pixels. The HDR pixel
that shares the control circuit among four capture circuits is the one with highest
fill-factor, equal to 10.6%, which is a low fill-factor when compared to linear-log
pixel implementations, but is comparable to other HDR implementations at the
focal plane. The comparison between HDR implementation is shown in Section 5.6.
5.2 Schematic Diagram Simulation Results
Figure 5.6(a) shows a normalized 16×16 patch used in the schematic diagram si-
mulations. The brightest pixel value is equal to one and the darkest pixel value
equal to zero. This patch is part of an HDR image from [104], which presents a
dark area in the form of a leaf and a bright area in the background. The pixels in
this image were linearly mapped to photocurrents varying from 10 pA minimum to
30 nA maximum, which corresponds to 70 dB dynamic range (above 11 bits). The
order of magnitude of the photocurrents used in electric simulations were chosen to
avoid long simulation times while guaranteeing a dynamic range above 8 bits. In
practice Ts and TMax must be adjusted according to the incident dynamic range.
In all simulations, the photodiode capacitance was set to 50 fF.
Figures 5.6(b) to (d) show the schematic simulation results for different Ts values
and TMax set to 200 µs. The simulation results show that the schematic behavior is
similar to the system-level simulations presented in Section 4.1.2, that is, Ts increase
enhances the contrast.
Corner simulation results are presented in Figure 5.7. This simulation considers
the worst and best cases for n-channel and p-channel transistors operation. The
models provided in the design kit consider cases in which the pixel response is slow,
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Table 5.1: Designed pixels characteristics.
Matrix PPD∗ HDR Area(phctrl) (µm
2) Pixel Area (µm2) FF† Remarks
(1,1) Yes Yes 1 × 1 12 × 12 6.25% m‡ = 9.
(1,2) Yes Yes 2 × 2 12.5 × 12.5 5.76% m = 2.25.
(1,3) Yes Yes 3 × 3 13.5 × 13.5 4.94% m = 1.
(2,1) No Yes 1 × 1 12 × 12 6.25% Standard photodiode, m = 9.
(2,2) No Yes 2 × 2 12.5 × 12.5 5.76% Standard photodiode, = 2.25.
(2,3) No Yes 3 × 3 13.5 × 13.5 4.94% Standard photodiode, m = 1.
(3,1) Yes Yes 3 × 3 (18.4 × 18.4)/4 10.6% Shared control photodiode, separate inverter supply.
(3,2) Yes Yes 1 × 1 10.9 × 10.2 8.65% Minimum length transistors, m = 9.
(3,3) Yes Yes 3 × 3 13.7 × 13.7 4.80% Color filters, separate inverter supply., m = 1
(4,1) Yes No - 7.1 × 7.1 17.85% Regular 4T matrix
(4,2) Yes No - 7.1 × 7.1 17.85% Regular 4T matrix, color filters.
(4,3) Yes Yes 3 × 3 13.4 × 15.7/2 8.56% Color filters, separate inverter supply, m = 1.
Extra Yes Yes 3 × 3 13.7 × 13.7 4.80% Separate inverter supply, m = 1.
All capture photodiodes are equal to Area(phcap) = 3 µm × 3 µm.
∗Pinned photodiode.
†Fill-factor = Area(phcap)/Pixel Area.
‡m = Area(phcap)/Area(phctrl)
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(a) (b) (c) (d)
Figure 5.6: (a) 16 × 16 pixel image for schematic diagram simulations, (b) tone-
mapping result for Ts = 1 µs, (c) tone-mapping result for Ts = 1.5 µs, and (d) tone-
mapping result for Ts = 2 µs. The best result seems to be obtained for Ts = 2 µs.
(a) (b) (c) (d)
Figure 5.7: Schematic corner simulations (a) n-channel and p-channel slow, (b)
n-channel and p-channel fast, (c) fast n-channel and slow p-channel and (d) slow
n-channel and fast p-channel.
fast and typical. Simulations presented in Figure 5.7 consider the typical case. In
Figure 5.7(a), both transistors are modeled for the worst case scenario. In this case,
the transistors operations are slow. As it can be seen in the figure, some cases present
more noise than others, but the overall result is good, showing that the circuit is
working properly. Two main effects explain the differences among the images in
these figures: Vm change and reset voltage change. By changing the transistors
models, the response speed of the inverter I1 will be affected, since the models
change the transistors response speed, resulting in a shift on Vm. The maximum
voltage that the floating diffusion can reach is also affected, because the threshold
voltage changes as the transistor model changes. Figure 5.7(a) corresponds to the
highest Vt and thus the lowest reset voltage, followed by Figures 5.7(d), (c) and,
finally, (b), which has the lowest Vt, thus reaching the highest reset voltage. The
influence of the Vt change can be mostly seen in darker pixels, in which TMax is
reached, because these pixels have the same time to discharge in all the models, but
the maximum reset voltage change will result in pixels in Figure 5.7(a) being brighter
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than pixels in Figure 5.7(b). The shift on Vm affects pixels that do not reach TMax,
which is easier to see in Figures 5.7(c) and (d). In Figure 5.7(c), when we make the
n-channel transistor fast and the p-channel transistor slow, the inverter takes longer
to change its output from zero to one. Vm in this case is approximately 1.4 V. From
Figure 4.8(c) we can see that reducing Vm shifts the response curve up because
pixels have more time to integrate, which is why the sky in Figure 5.7(c) is brighter
than the sky in Figures 5.7(a), 5.7(b) and 5.7(d). The opposite effect is shown in
Figure 5.7(d). When the n-channel transistor is slow and the p-channel transistor
is fast, Vm increases to approximately 1.7 V, resulting in grayer sky region. Figure
5.7(d) corresponds to highest Vm, followed by Figures 5.7(a), 5.7(b) and 5.7(c).
The image presented in Figure 5.8 was also used for schematic diagram simula-
tions. The goal of using this image was to observe how the circuit reacts when the
image is mostly dark, but with a few bright details. For best visualization of pixel
differences, this figure is plotted using a cold-to-hot colormap. This image is a 16 ×
16 patch that was cropped from Figure 4.7(a) (table towel). It was then artificially
modified, to have a high dynamic range. From simulations using this HDR 16 × 16
image, we can see advantages of the proposed circuit. Pixels at the first and second
rows of the image were set to high current values, but the overall image remains
mostly dark (i.e. with a low average pixel value). With respect to schematic diagram
input stimulus, the first half of the first row is set to 60 nA current, the second half
was mapped to 30 nA, and the beginning of the second is set to 15 nA. The other
currents are below 4 nA and the minimum current is equal to 10 pA. The dynamic
range is 76 dB (above 12 bits).
Comparative simulation results for the linear-capture (conventional 4T) pixel
and for the tone-mapping pixel are presented in Figure 5.9. Figures 5.9(a) to 5.9(d)
are the results of schematic simulations using regular 4T pixels, with increasing
integration period, in which case the photodiode was modeled as a capacitor in
parallel with a current source. The transfer gate of the 4T pixel operates as usual:
by the end of the integration period, a transfer-gate control pulse is turned on for













Figure 5.8: Image with 76 dB dynamic range, for schematic diagram simulations.
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(a) (b) (c) (d)
(e) (f) (g) (h)
Figure 5.9: Simulation results (conventional 4T pixel and HDR pixel schematic
diagrams, luminance only) for a 76 dB dynamic range input image: in (a) to (d),
conventional 4T pixel with integration periods increasing from 1.5 µs (a) to 7.5 µs
(d); in (e) to (h), HDR pixel with Ts increasing from 500ns (e) to 800 ns (h).
just enough time. The simulation results shown in Figures 5.9(a) and 5.9(b), which
correspond to smaller integration periods, show low contrast in the darker areas,
but we are able to see the details in the bright pixels of the image, image first and
second rows are not saturated, that is, not completely white. When we increase the
integration period, Figures 5.9(c) and 5.9(d), the result is the opposite: visualization
improves at the darkest areas, but the differences between the brighter pixels are
lost.
Figures 5.9(e) to 5.9(h) show the results of the schematic simulation with the
tone-mapping pixel. The contrast is significantly larger in the darker areas, whereas
is still possible to see the brighter pixel luminance differences. Figures 5.9(e) to
5.9(h) show the effects of increasing Ts increasing from 500 ns to 800 ns. The input
image average pixel value is 0.08, so it is expected that the circuit response curve
be similar to the one seen in Figure 4.9(a). These figures show that increasing Ts
increases the value of the brighter pixels, and eventually lead to a clamp in these
pixels, which means that the details are the first pixel row disappear, if Ts is too
high. The sequence of images in Figures 5.9(e) to 5.9(h) respond as expected, the
contrast increases slightly, since there is a small change in Ts value. In Figure 5.9(h),
the luminance differences between pixels in the first pixel row is very subtle, which
means that those pixels are very close to the clamp.
To observe the schematic simulation results considering an image with large
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average pixel value, the pixels values from Figure 5.8 were inverted (dark pixels
were transformed to bright pixels and bright pixels to dark pixels) and the absolute
difference between the pixels from first and second rows was reduced. The schematic
diagram input image stimulus also has 10 pA minimal current and 60 nA maximal
current, thus keeping the dynamic range at 76 dB. The first half of the first pixel row
was mapped to 10 pA. The second half of the first pixel row was mapped to 3 nA, and
the beginning of the second pixel row was mapped to 9 nA. The other currents are
above 56 nA. This is not a good situation for the designed pixel. As observed in the
system-level simulations (Figure 4.8), an input image with high average pixel value
yields an output images that does not use the entire (eight-bit) dynamic range. The
result is presented in Figure 5.10. The linear result, in Figures 5.10(a) and 5.10(c),
saturates for small integration periods (1.2 µs). The proposed pixel is capable of
not saturating the image. It also keeps the details in the first line, but the image
does not have a good contrast, which can be seen in Figures 5.10(e) and 5.10(g). In
comparison to the linear pixel, the advantage is that the information was not lost
because of saturation. Figures 5.10(b), 5.10(d), 5.10(f) and 5.10(h) show the results
(a) (b) (c) (d)
(e) (f) (g) (h)
Figure 5.10: Simulation results (conventional 4T pixel and HDR pixel schematic
diagrams, luminance only) for a 76 dB dynamic range input image with high average
pixel value. In (a) to (d), conventional 4T pixel results: (a) integration period equal
to 1.1 µm; (b) linear normalization of (a) to the [0, 1] interval; (c) integration period
equal to 1.2 µs, and (d) linear normalization of (c) to the [0, 1] interval. In (e) to
(h), HDR pixel results: (e) Ts = 0.5 µs, (f) linear normalization of (e) to the [0, 1]
interval, (g) Ts = 0.7 µs, and (h) linear normalization of (g) to the [0, 1] interval.
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linearly adjusted to a range of 0 to 1, which can be beneficial in this case, but there
is still low contrast in the final image.
As proposed in Section 4.1.2, a possible solution to improve the HDR circuit
result for high average images is the reduction of Vm, and Vm can be indirectly
controlled by changing the supply voltage of the inverter connected to the control
floating diffusion. Figure 5.11 shows the simulation results when the inverter supply
voltage is equal to 2.7 V, which yields a Vm of approximately 1.3 V, and Ts varying
from 800 ns to 1.1 µs. On the contrary to the HDR results presented in Figure
5.10, we are now capable of covering the entire (8-bit) dynamic range, as it can be
seen from Figure 5.11(d), normalization is thus no longer necessary. In these results,
we can see that there is a trade off when choosing Ts: Figure 5.11(a) shows better
contrast in darker areas while Figure 5.11(d) shows better contrast in bright areas.
Figure 5.11(c) seems to be the better compromise between details in the dark and
bright areas.
Figure 5.12 shows plots of the pixel values from rows four (bright pixel values)
and one (dark pixel values) of Figures 5.10(a), 5.10(c), 5.10(f), 5.10(h), 5.11(a)
and 5.11(c). These figures correspond to 16 × 16 matrix simulations considering
4T pixels with 1.1 µs and 1.2 µs integration periods (Figures 5.10(a) and 5.10(c)),
HDR normalized results with Vm = 1.6 V, Ts = 0.5 µs and Vm = 1.6 V, Ts =
0.7 µs (Figures 5.10(f) and 5.10(h)), and HDR result with Vm = 1.3 V, Ts =
0.8 µs and Vm = 1.3 V, Ts = 1.1 µs (Figures 5.11(a) and 5.11(c), normalization
was not applied in this case). Because of the low contrast in Figures 5.10(e) and
5.10(g), HDR results without normalization when Vm = 1.6 V were not plotted.
To make a simple evaluation of contrast enhancement in these images, we consider
the difference between maximum and minimum pixel values in rows four and one.
The human eye perception depends not only on the difference itself, but also on
the neighboring pixels values, so the difference might not be perceived. We use the
difference as a way to understand the circuit behavior in each case. From Figure
(a) (b) (c) (d)
Figure 5.11: HDR pixel results with Vm equal to to 1.3V and Ts varying from 0.8
µs to 1.1 µs.
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Tint = 1.1 µs
Tint = 1.2 µs
HDR:
Vm = 1.6; Ts = 0.5 µs
Vm = 1.6; Ts = 0.7 µs
Vm = 1.3; Ts = 0.8 µs
Vm = 1.3; Ts = 1.1 µs
(a) (b)
Figure 5.12: Pixel values in HDR simulations based on bright (high-average) images:
(a) fourth pixel row, and (b) first pixel row. 4T pixel response considering 1.1 µs
and 1.2 µs integration periods, HDR pixel normalized results with Vm = 1.6V and
Ts = 0.5 µs and Ts = 0.7 µs, and HDR pixel with Vm = 1.3V and Ts = 0.8 µs and
Ts = 1.1 µs.
5.12(a) we can see that highest contrast in the fourth image row is given by the
4T pixel when the integration time is equal to 1.1 µs, with a difference between
maximum and minimum values in this row equal to 19. When the integration time
changes to 1.2 µs, the fourth row has many saturated pixels and the contrast of the
first row, Figure 5.12(b), is only modestly increased. In the case of the normalized
HDR response, the difference between maximum and minimum values in row four
is equal to 7 when Ts = 0.5 µs and to 10 when Ts = 0.7 µs. The highest contrast
in the dark row, Figure 5.12(b), is given for the normalized HDR results when Ts =
0.5 µs, with a difference between maximum and minimum values equal to 61. With
the change of Vm to 1.3 V, we are capable of increasing modestly the contrast in the
bright areas, when compared to the 1.6 V HDR normalized response, while having
a response better than the 4T pixel in darker areas. For the HDR pixel with Vm
= 1.3 V, the differences between maximum and minimum values in Figure 5.12(a),
are equal to 9, when Ts = 0.8 µs, and 11, when Ts = 1.1 µs. In Figure 5.12(b), are
51, when Ts = 0.8 µs, and 49, when Ts = 1.1 µs. Although the contrast increase
in the bright row was small when compared to the normalized result, changing Vm
represents an overall advantage, since the normalization is no longer needed and the
dark row of pixels has better contrast than the 4T result.
5.3 Monte Carlo Simulation Results
Monte Carlo schematic simulations considering 100 runs with process and mismatch
variations were also performed. Figure 5.13(a) shows the nominal result, simulated
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(a) (b)
Figure 5.13: (a) nominal output image result, for comparison with Monte Carlo
simulation results, and (b) average output image, computed from 100 Monte Carlo
runs.
using the same conditions as the Monte Carlo analysis, namely Ts, TMax and pho-
todiode capacitance. Figure 5.13(b), shows the Monte Carlo average image result.
Both images are very similar, the maximum difference between these images is equal
to 11.5, which corresponds to 4.5% of the dynamic range. Considering the nominal
image as the ideal image, the maximum average error is equal to 13.8, which corre-
sponds to approximately 5.4% of the output image dynamic range. If we consider
the average image in Figure 5.10(b) as the ideal reference image, then these numbers
change to 12.3 and 4.8%. These results show that the circuit is robust to process
and mismatch variations, with an error below 10% of the dynamic range. Figure
Figure 5.14: Twenty Monte Carlo simulation results.
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5.14 shows 20 Monte Carlo simulation image results. As the 12.3 maximum average
error suggests, all results are similar to each other, and also similar to the nominal
image.
5.4 Layout Simulation Results
Figure 5.15 shows the result of post-layout simulation using the 16×16 image pre-
sented in Figure 5.8 as input. A 16×16 layout cell was extracted to allow for
this simulation. The reference current source necessary for biasing all pixel source-
following transistors was generated by a current mirror. This simulation includes
the imprecision of this non-ideal current source.
This simulation result is very similar to the one presented in Figure 5.9. The
MSSIM index considering Figures 5.9(a) and 5.15(a) is equal to 0.98 and the PSNR
is equal to 28 dB. The low PSNR is explained by the fact that small circuit modifi-
cations change the final pixel value, which contributes to increasing the mean square
error. The MSSIM is a better index for this case, reaffirming the figure similarities.
The maximum absolute difference between these figures is equal to 32, 12.5% of the
dynamic range. The absolute difference average is 2.2, 0.86% of the dynamic range.
The results suggest that layout non-idealities (e.g. parasitics) have little influence
on the overall result.
5.5 Simulation Results for 114 dB Dynamic
Range Input Image
To observe the circuit response to dynamic ranges wider than 76 dB, another schema-
tic diagram simulation was performed using an input range of 114 dB. The linear-log
pixel reported in [28] presents a dynamic range of 111 dB to 115 dB, which was the
inspiration for the simulated range. The image used for this simulation is a modified
(a) (b) (c)
Figure 5.15: Post-layout simulation results using a 76 dB dynamic range input
image: (a) Ts = 500 ns, (b) Ts = 700 ns, and (c) Ts = 1 µs.
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version of Figure 5.8, where the differences in the darker region were further reduced
to verify the circuit capacity of detecting such small differences. The differences in
the dark area of the modified version of the image vary from 1/220 (corresponding
to ranges even wider than 114 dB) to 1/212. Because of these small differences, it
is not possible to visualize this image without tone mapping. To allow for a better
understanding of the experiment, the pixel values were normalized to a range of 0
to 255 and printed in Table 5.2. The values from Table 5.2 were mapped to photo-
currents in a range of 100 fA to 50 nA and used as the schematic diagram inputs.
The simulation result considering Ts = 750 ns and TMax = 2.7 ms is presented in
Figure 5.16.
To evaluate if the details of the original image were maintained, Figures 5.17 and
5.18 show comparisons, row by row, of the input image values and the schematic
diagram simulation result. Except for the second row of the image, Figure 5.17(b),
the rows of the input and output images were normalized one by one and plotted.
The normalization of the input rows do not cause the loss of details because the rows
alone do not have high dynamic range (except for the second row). Thus, plotting
the normalized result allows for the visualization of the differences between the pixels
in a row, namely, the details. The second row begins with bright pixel value and end
with dark pixel values, containg thus a wide range. A simple normalization results
in detail loss. For this row, first the logarithm of the input image pixel values was
computed. Then, the results were normalized. The schematic diagram simulation
result of the second row was just normalized, since tone mapping was applied by the
circuit. As it can be seen in Figures 5.17 and 5.18, the circuit outputs follows the
input changes in most cases which means that the circuit is capable of perceiving
and representing most of the details.
Figure 5.16: Schematic simulation result for an input image of 114 dB with Ts = 750
ns and TMax = 2.7 ms.
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Table 5.2: Input image pixel values used for the 114 dB dynamic range simulation
Col 01 Col 02 Col 03 Col 04 Col 05 Col 06 Col 07 Col 08 Col 09 Col 10 Col 11 Col 12 Col 13 Col 14 Col 15 Col 16
Row 01 255.0000 255.0000 255.0000 255.0000 255.0000 255.0000 255.0000 255.0000 204.0000 204.0000 204.0000 204.0000 204.0000 204.0000 204.0000 204.0000
Row 02 127.5000 127.5000 127.5000 127.5000 127.5000 127.5000 0.0623 0.0623 0.0623 0.0156 0.0010 0.0156 0.0156 0.0005 0.0156 0.0623
Row 03 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0311 0.0623 0.0039 0.0005 0.0010 0.0019 0.0005 0.0019 0.0623
Row 04 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0156 0.0005 0.0019 0.0019 0.0002 0.0005 0.0005 0.0005 0.0019 0.0623
Row 05 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0156 0.0005 0.0005 0.0005 0.0002 0.0002 0.0002 0.0002 0.0010 0.0010
Row 06 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0623 0.0005 0.0002 0.0002 0.0000 0.0002 0.0005 0.0005 0.0002 0.0005
Row 07 0.0623 0.0623 0.0311 0.0623 0.0623 0.0623 0.0156 0.0010 0.0002 0.0002 0.0002 0.0010 0.0156 0.0078 0.0005 0.0005
Row 08 0.0156 0.0005 0.0010 0.0623 0.0156 0.0005 0.0005 0.0005 0.0002 0.0002 0.0010 0.0039 0.0156 0.0078 0.0010 0.0005
Row 09 0.0010 0.0005 0.0019 0.0623 0.0078 0.0005 0.0005 0.0005 0.0002 0.0005 0.0039 0.0039 0.0039 0.0156 0.0005 0.0005
Row 10 0.0002 0.0005 0.0156 0.0623 0.0623 0.0156 0.0010 0.0005 0.0002 0.0005 0.0019 0.0019 0.0078 0.0019 0.0005 0.0005
Row 11 0.0005 0.0002 0.0005 0.0005 0.0005 0.0156 0.0623 0.0039 0.0005 0.0002 0.0010 0.0010 0.0010 0.0005 0.0005 0.0005
Row 12 0.0019 0.0002 0.0002 0.0005 0.0005 0.0156 0.0156 0.0005 0.0005 0.0002 0.0002 0.0002 0.0002 0.0005 0.0005 0.0005
Row 13 0.0039 0.0002 0.0002 0.0010 0.0311 0.0156 0.0005 0.0005 0.0010 0.0005 0.0002 0.0002 0.0002 0.0005 0.0005 0.0005
Row 14 0.0005 0.0002 0.0002 0.0005 0.0078 0.0311 0.0010 0.0039 0.0156 0.0005 0.0005 0.0019 0.0002 0.0005 0.0311 0.0311
Row 15 0.0005 0.0002 0.0005 0.0005 0.0005 0.0311 0.0623 0.0623 0.0156 0.0005 0.0005 0.0156 0.0005 0.0005 0.0623 0.0623
Row 16 0.0002 0.0002 0.0010 0.0078 0.0039 0.0623 0.0623 0.0623 0.0311 0.0005 0.0078 0.0623 0.0156 0.0039 0.0623 0.0623
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Figure 5.17: Comparison between input image rows details, in solid line, and the
circuit output image rows, in dashed line, from row (a) one to row (h) eight. Except
for (b), second image row, input and tone mapped pixel values where normalized
row by row to a range of [0, 1]. In (b), the logarithm of input values was computed
to enhance the details, then normalized to [0, 1].
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Figure 5.18: Comparison between input image rows details, in solid line, and the
circuit output image rows, in dashed line, from row (a) nine to row (h) sixteen.
Input and tone mapped pixel values were normalized row by row to a range of [0, 1].
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5.6 Discussion
Table 5.3 presents a comparison between the HDR designed pixel and six other HDR
imagers considering different approaches. All references used for this table present
experimental results, so the comparison with the studied pixel might not represent
the real scenario since the chip has not been tested yet.
Linear-log pixels are presented in [108] and [109]. In both references, FPN re-
duction techniques are proposed. In [108], FPN is reduced by including a hard reset
structure inside the pixel. After reading the pixel values, the pixels are reset by a
p-channel transistor (which allows for the hard reset) and sampled. Then, the pixel
and reset values are subtracted, allowing for partial FPN reduction in the log region
and complete FPN reduction in the linear region. In [109], a usual linear-log pixel
is implemented, which has the same structure as the 3T pixel, but with control over
reset transistor drain voltage. Subtraction between the pixel value and a reference
voltage is also performed. The reference voltage in [109] must be set to a value lower
than the lowest detectable signal voltage. The linear-log pixels are the pixels with
highest fill-factor, and they achieve significantly large dynamic range. The solutions
present simple schematic diagrams, which yields in high fill-factor.
The proposed HDR scheme presented in [110] takes place outside the pixel ma-
trix. A digital logarithmic single-slope analog-to-digital converter is proposed. The
Table 5.3: Comparison between HDR chips.
Ref. Year Array Size Pixel Size (µm2) FF DR (dB) Remarks
[108] 2011 100×100 9.4×9.4 30% 112 Lin-log pixel
and FPN reduction.
[110] 2012 320×240 2.25×2.25 - 80 Logarithmic single-
slope ADC outside
the pixel matrix.
[111] 2013 256×256 15×15 17% Analog adjustment
of the pixel value
after capture.
[109] 2014 8×8 10×3 56% 115 Lin-log pixel
and FPN reduction.
[32] 2015 180×148 33×33 0.8% 151 Time to reach a
reference and output
code adjustment.
2016 128×96 25×25 10% 120 Number of events
each pixel generates
inside a frame.
This 64×64 13.7×13.7 - 4.8% - 70 - Designed pixels
work 9.2×9.2 10.6% 114∗ from worst to best
fill-factor.
∗Expected dynamic range from simulation results.
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operation of the pixel is linear, but the values are tone mapped directly in the con-
version. Different conversion modes are available. Although the fill-factor was not
reported, this imager uses a regular 4T pixel, so it is expected to have a high fill-
factor. This pixel does not achieve a dynamic range as wide as the linear-log pixels
do. It is expected that the studied pixel can achieve a wider dynamic range, since
it can capture pixels with different integration periods, which is not available with
the technique proposed in [110].
HDR is also performed outside the pixel matrix in [111]. As in the designed pixel,
this imager uses average pixel value information for tone mapping. Captured pixel
values are adjusted using 2×2 pixel-block average values, rather than global average
values. The pixel value adjustment is performed using analog circuits outside the
pixel matrix. The tone-mapping function is Y=X/(X+X0), where X is the pixel
value, X0 is the 2×2 average value and Y is the adjusted value. As in [110], a single
capture is performed and all the pixels integrate at the same time.
The pixel from [32] achieves the highest dynamic range among the references
used for comparison. As in the designed pixel, the dynamic range depends on the
maximum time the pixels are allowed to integrate. A dynamic range of 151 dB is
reached for 0.125 fps and 127 dB for 30 fps. The pixel from this reference computes
the time it takes for the integration node to reach a threshold voltage. To limit
the frame rate, the reference voltage is linearly increased after a defined period.
Tone mapping is performed by a variable output bit code. Using the histogram
information of a previous frame, more bits are assigned to the most populated
luminance ranges. The next frame histogram is thus adjusted directly in the analog-
to-digital conversion. This approach has the lowest fill-factor from Table 5.3(0.8%).
In [112], HDR is achieved by counting the number of times each pixel reaches a
threshold voltage. When the threshold voltage is reached, the pixel sends a signal
that represents that an event has occurred to a circuitry outside the matrix and
resets the photodiode. A time window defines the frame. Pixel event counts inside
that time window represent pixel values. If this window is short, dark pixels might
not have enough time to generate an event. Thus, the dynamic range depends on
the frame rate. For a frame rate of 3 fps, the dynamic range is equal to 120 dB.
The disadvantage of this approach is the pixel size and circuit complexity. The
fill-factor is equal to 10%, comparable to the fill-factor of the designed pixel with
shared control circuit.
In the proposed circuit, HDR capture is achieved by controlling the integration
period of each pixel separately. The circuit necessary for controlling the integration
period is fabricated inside the pixel matrix, which reduces the fill-factor. The best
fill-factor was achieved by sharing the control photodiode among a block of pixels,
thus yielding a fill factor of 10.6%, which is comparable to the fill factor from [112].
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It is expected, based on simulation results, that the dynamic range achieved by the
proposed pixel is 114 dB at least. These simulations showed that, in comparison to
the regular 4T pixel, the proposed pixel presents contrast increase when the image
average pixel value is low. However, if the average pixel value is high, then the




In the first part of this thesis, a pixel that is capable of generating a Gaussian
pyramid at the focal plane was presented. System-level simulations demonstrated
that this pixel generates input data suitable for the SIFT algorithm. This pixel only
requires two extra transistors when compared to a regular 4T pixel. The additional
circuitry has low impact on pixel area and fill factor.
The great motivation for using imagers with focal-plane processing is their po-
tential for enhancing throughput, because of parallel signal processing, and for re-
ducing power consumption, because analog processing typically has larger energy
efficiency than digital for applications with moderate SNR requirements. To the
best of our knowledge, focal-plane potential advantages had not been previously
assessed, in comparison to an equivalent digital circuit. The analyses that were
carried out in Chapter 3 show that the focal-plane processing advantages are case-
specific. When comparing the focal-plane approach to Gaussian pyramid generation
with the use of a conventional sensor followed by a digital processor, the number
of analog-to-digital conversions necessary for the focal-plane approach represent a
significant bottleneck. To find conversion rate and energy consumption values that
can be used for comparison purposes, different image sensor ADCs were considered.
Regarding processing time, results show that the focal-plane architecture requires
fast ADCs, ideally one ADC per column, to report significant advantages. Regar-
ding energy savings, the focal-plane approach yields best results with SAR, cyclic or
Σ∆ topologies, as presented in Section 3.1.4. To reach that conclusion, we consider
state-of-the-art experimental median figures regarding ADC energy consumption.
Considering specific cases, the best case for energy savings is when the single-slope
data converter from [67] is used. To cite one example using a specific converter,
analysis using a column-parallel SAR ADC with 14.6 pJ/sample shows that the
architecture with pre-processing sensor can be 26 times faster and 49 times more
energy-efficient than the digital approach with 10 PEs. The methodology presented
allows for a quantitative estimation of the advantages that focal-plane processing
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might bring about. This is an interesting tool for imager designers to understand,
before implementation, the strengths of the proposed focal-plane processing techni-
ques. This technique will be used to evaluate future designs, but it will also be
applied to previous works, such as [113], to quantify their advantages with respect
to throughput and energy consumption. Although the focal-plane approach has
presented advantages, it was expected that these advantages would be higher than
the ones indicated in the analysis. Because of these results we have decided not to
fabricate this circuit. This work has not considered an area comparison between the
approaches. Area is an important parameter in integrated circuit design because
it influences the circuit cost. This parameter was not considered in the proposed
analysis because with the time and energy results we were able to decide not to
fabricate, so the area comparison would not contribute to the final conclusion. It is
interesting, though, to include this type of comparison in future works.
The second part of this work was dedicated a to tone-mapping imager analy-
sis and implementation. This imager concept was presented in [33]. System-level
simulations with 12-bit images were presented, indicating the proposed method vi-
ability for dynamic ranges above 70 dB. Variations of the proposed architecture
were proposed in this work, considering: different control photodiode sizes, control
photodiode sharing, and color filters. Section 4.1 indicated that there is a limit for
reducing the control photodiode size, because of the circuit parasitic capacitances.
Sharing the control photodiode, which was the best option for reducing pixel area
among the implemented pixels, also has a limitation: blocking artifacts appear if
4×4 (or larger) pixel blocks share the control photodiode. Considering this limita-
tion, 2×2 pixel blocks with shared control circuit were implemented. The resulting
layout has a 10.6% fill-factor, which was the best fill-factor among the implemented
HDR matrices. System-level simulations also validated the color implementation
considering two different approaches: each pixel controls its own integration time;
and the green pixels control the integration times of their neighboring color pixels.
The second approach is also a case in which a control photodiode is shared. Aside
from system-level simulations, schematic diagram and post layout simulations were
presented. Electric simulations were performed with 76 dB dynamic range and com-
pared to 4T pixel schematic diagram simulations. In these simulations, the HDR
sensor was able to represent more dark area details than the regular 4T sensor. For
high average value simulations, the sensor was not able to represent contrast as large
as the 4T sensor simulations, which indicates a limitation in the proposed scheme.
A simulation with an input of 114 dB was also presented. The 114 dB simulation
result was compared with the original input image, and it was possible to see that
the chip was able to preserve image details. All HDR circuits were designed and
laid out using 180 nm CIS technology parameters.
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The next immediate step of the project is to experimentally test the designed
chip and compare the results with the model predictions. A test bench is being
designed, where an FPGA will be used to generate the chip control signals. Analog
to digital converters need to be connected to the chip outputs. We will use 12-bit
converters, allowing for the assessment of using either 8 bits (most significant bits
of the conversion) or 12 bits. The 4T matrix 12-bit results can be used for com-
paring the HDR results with the linear results, but also for the implementation of
the operator digital approach. Furthermore, the total processing time between the
two approaches can be experimentally measured and compared with the theoreti-
cal model. Image quality comparison between these two approaches must also be
performed considering both HDR situations and low dynamic range situations. The
proposed chip has a linear response when TMax <Ts and Ts <TsMax, which can be
interesting in low dynamic range situations. Even using the linear response of the
sensor, high average value situations still represent a limitation because the entire
output range can not be covered. Reducing Vm helps in increasing the output range
in high average value cases, which can make the HDR sensor linear output similar
to the regular 4T sensor response.
The techniques presented in [114] can be applied to the regular 4T matrix for
pinned photodiode characterization. These techniques allow for several measure-
ments: pinning voltage, pinned photodiode capacitance, pixel well capacity, transfer
gate threshold voltage, and transfer gate channel potential at a given gate voltage.
The operation is based on controlling the reset transistor drain voltage and use this
voltage to inject charge directly in the pinned photodiode through the floating dif-
fusion. The circuit modification is thus very simple, and was implemented in the
test matrices: the reset transistor drain has a separate control bus. The extraction
of these characteristics is important for future designs using the same technology.
It is also important to measure the noise profile of the 4T matrix in two situations:
when operating as commonly seen in the literature, where a pulse activates the
transfer gate by the end of the integration period [35]; and when operating as the
designed HDR pixel operates, with the transfer gate kept on during the integration
period and turned off only by the end. By comparing these two measurements,
we can estimate the amount of noise being introduced in the designed HDR pixel
because of the capture photodiode operation mode, in which the transfer gate is
on during the integration period. Overall sensor noise will also be measured. The
matrices on which standard photodiodes were integrated will allow for the assessment
of the pinned photodiode advantages with respect to noise and light sensitivity. The
extraction of the response curves for different averages, as the ones presented in
Figure 4.8, for both standard and pinned matrices, can help understanding the
pixel operation in practice and verifying the model fidelity. It will be challenging,
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though, to control the average variation and pixel value as described in Section 4.1
for system-level simulations. Guaranteeing the same illumination conditions in each
matrix can also be challenging.
An automatic control of Ts, TMax and Vm is also an interesting research topic.
This investigation and experimental tests can be carried out simultaneously. Vm
control can depend simply on image average. As observed in Section 5.2, the circuit
output benefits from a Vm reduction for high average value conditions. Reducing
Vm shifts the response curve, allowing for output range increase, and resulting in a
brighter image. Ts, TMax can be computed using not only the average, but also the
image histogram.
A possible circuit modification regards the inclusion of a pixel output signal to
indicate the end of the integration period of a pixel. This allows for asynchronous
pixel reading and can improve overall system throughput. Extra circuitry, such as
the one presented in [112], would be necessary for the address event representation
which would impact the fill-factor. The circuit would also benefit from well-capacity
adjustment techniques, to avoid the clamp in bright pixels. Investigating whether




[1] REINHARD, E., DEVLIN, K. “Dynamic range reduction inspired by photore-
ceptor physiology”, IEEE Transactions on Visualization and Computer
Graphics, v. 11, n. 1, pp. 13–24, Jan 2005.
[2] LEE, T.-H., GUIDASH, R. M., LEE, P. R. “PARTIALLY PINNED PHOTO-
DIODE FOR SOLID STATE IMAGE SENSORS”.
http://www.google.it/patents/US4741207, 2000. US Patent
6,051,447.
[3] KRISS, M. Handbook of Digital Imaging. 1 ed. , John Wiley & Sons, 2015.
[4] BOUKHAYMA, A. Ultra Low Noise CMOS Image Sensors. 1 ed. , Springer
International Publishing, 2010.
[5] NAKAMURA, J. Image Sensors and Signal Processing for Digital Still Cameras.
1 ed. EUA, CRC Press, Talyor & Francis Group, 2006.
[6] BELCHAIR, A. N. Smart Cameras. New York, Springer, 2010.
[7] AL-FUQAHA, A., GUIZANI, M., MOHAMMADI, M., et al. “Internet of
Things: A Survey on Enabling Technologies, Protocols, and Applicati-
ons”, IEEE Communications Surveys Tutorials, v. 17, n. 4, pp. 2347–2376,
2015.
[8] FONTAINE, R. “The state of the art of mainstream CMOS image sensors”. In:
Int. Image Sensor Workshop, Jan 2015.
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Script used for system-level simulations:
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% HDR p i x e l with autonomous i n t e g r a t i o n
% per iod system−l e v e l s imu la t i on
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Constants :
Vdd = 3 . 3 ;
Vt=0.86;
Vrst = Vdd − Vt ;
C = 20e−15;
Vmin = 0 . 7 ;
Vm = 1 . 6 ;
Tmax = 30000e−6;
mph = 1 ;
mc = 1 ;
% Reading the image and trans fo rming
% the p i x e l va lue s to photocur rent s
% Camera in fo rmat ion :
b lack = 2048 ; % For Canon 1100D, from dcraw
sa tu r a t i on = 15280 ;
% Pattern : RGGB
% Image ’ img0 . t i f f ’ i s the one presented in Figure 4 . 7 ( a )
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I = imread ( ’ img0 . t i f f ’ ) ;
% Only the green in fo rmat ion was cons ide r ed
% f o r tone mapping :
Im1 = I ( 1 : 2 : end , 2 : 2 : end ) ;
% Normal izat ion
p = ( double ( Im1)−black ) /( sa tura t i on−black ) ;
p (p<0) = 0 ;
p(p>1) = 1 ;
% Transforming the p i x e l va lue s to
% photocur rent s :
iph = K∗p ;
% Control capac i tance
Cct r l = C/mc ;
% Control l o c a l photocurrent
iphCtr l = iph/mph;
% Average photocurrent va lue s
IphCtrlMedio = mean(mean( iphCtr l ) ) ;
IphMedio = mean(mean( iph ) ) ;
% The maximum value Ts can assume , TsMax ,
% i s g iven by the i n s t an t the contage in
% FDctrl c r o s s e s Vmid :
TsMax = ( Vrst − Vm)∗Cctr l / IphCtrlMedio ;
% Var ib l e that s t o r e s a l l generated images :
ImAll = ze ro s ( s i z e ( iph , 1 ) , s i z e ( iph , 2 ) , 2 ) ;
TsRef = ( round (0 . 98∗TsMax∗1 e6 ) ) ∗1e−6;
f o r i=TsRef /4 : TsRef /4 : TsRef
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Ts = i ;
i f (Ts > TsMax)
texto = ’Ts value i s h igher than the maximum value
i t can assume . Please d e f i n e Ts < %f us .\n ’ ;
f p r i n t f ( texto ,TsMax∗1 e6 ) ;
r e turn ;
end ;
% To f i nd out each p i x e l i n t e g r a t i o n
% per iod , i s nece s sa ry to know the vo l t age
% in the f l o a t i n g d i f f u s i o n con t r o l node
% at the i n s t an t Ts . Before Ts a l l c on t r o l
% f l o a t i n g d i f f u s i o n nodes are connected
% together , and the d i s cha rge depends on
% the average va lue . After Ts each con t r o l
% f l o a t i n g d i f f u s i o n node d i s cha r g e s
% accord ing to the l o c a l photocurrent .
VctrlEmTs = Vrst − Ts∗ IphCtrlMedio / Cct r l ;
% Tmid a matrix that ho lds each
% pixe i n t e g r a t i o n per iod value .
% The i n t e g r a t i o n per iod i s de f i n ed when
% the vo l t age at the c on t r o l f l o a t i n g
% d i f f u s i o n c r o s s e s the middle o f the
% dynamic range Vm. Tmid i s de f i n ed by the
% con t r o l c i r c u i t :
Tmid = Cct r l ∗(VctrlEmTs + Ts∗ i phCtr l / Cct r l − Vm) . /
iphCtr l ;
Tmid( f i nd (Tmid > Tmax) ) = Tmax;
% Once each p i x e l i n t e g r a t i o n per iod
% was found , the caputre photodiode
% vo l tage ( which i s d i r e c t l y p ropo r t i ona l )
% to the vo l t age output ) i s found us ing
% the p i x e l d i s cha rge equat ion . This
% va lu re depends on the capture c i r c u i t :
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VphHDR = Vrst − Tmid .∗ iph /C;
VphHDR(VphHDR < Vmin) = Vmin ;
% Def in ing the output range o f [ 0 , 2 5 5 ] :
ImFromVphHDR = 255∗( Vrst − VphHDR) . / ( Vrst−Vmin) ;
% Disp lay ing the image
f i g u r e ; imshow( u int8 ( kron (ImFromVphHDR, ones (4 , 4 ) ) ) ) ;
% Saving a l l images
ImAll ( : , : , ind ) = uint8 (ImFromVphHDR) ;
ind = ind +1;
end ;
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